Pipelined record and playback for analog non-volatile memory

Details Pipelined record and playback for analog non-volatile memory Pipelined record and playback for analog non-volatile memory

1996-01-16

1997-10-21

Fears, Terrell W.

Static information storage and retrieval

Analog storage systems

365 73, 365 77, G11C 1300

Patent

active

056803419

ABSTRACT:
A non-volatile analog memory contains multiple recording pipelines for sampling and storing values representing an analog signal and/or multiple playback pipelines for playing a recorded signal. Each recording pipeline includes a sample-and-hold circuit and a write circuit coupled to a memory array associated with that pipeline and is capable of write operations that overlap write operations of other recording pipelines. Each playback pipeline includes a read circuit and a sample-and-hold circuit coupled to an associated memory array and is capable of read operations that overlap read operations of other playback pipelines. The pipelines operate sequentially during recording or playback, and the number of pipelines is selected according to a desired sampling frequency. One embodiment provides a modular integrated circuit architecture which allows a user selected number of ICs to be connected together to handle a desired sampling frequency.

REFERENCES:
patent: 4054864 (1977-10-01), Audaire et al.
patent: 4057788 (1977-11-01), Sage
patent: 4181980 (1980-01-01), McCoy
patent: 4200841 (1980-04-01), Nagata et al.
patent: 4318188 (1982-03-01), Hoffmann
patent: 4627027 (1986-12-01), Rai et al.
patent: 4809223 (1989-02-01), Brown
patent: 4852063 (1989-07-01), McNutt
patent: 4890259 (1989-12-01), Simko
patent: 4935702 (1990-06-01), Mead et al.
patent: 4989179 (1991-01-01), Simko
patent: 5028810 (1991-07-01), Castro et al.
patent: 5055897 (1991-10-01), Canepa et al.
patent: 5126967 (1992-06-01), Simko
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5164915 (1992-11-01), Blyth
patent: 5168465 (1992-12-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5218569 (1993-06-01), Banks
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5239500 (1993-08-01), Oguey
patent: 5241494 (1993-08-01), Blyth et al.
patent: 5243239 (1993-09-01), Khan et al.
patent: 5262984 (1993-11-01), Noguchi et al.
patent: 5272669 (1993-12-01), Samachisa et al.
patent: 5294819 (1994-03-01), Simko
patent: 5339270 (1994-08-01), Jiang
patent: 5394362 (1995-02-01), Banks
patent: 5430670 (1995-07-01), Rosenthal
Press Release: Intel Announces Multilevel Cell Flash Technology, Intel Corporation, 1994, 3 pages.
"Solutions OEM," A Publication of Intel Corporation, vol. 2, No. 2, (Autumn) Sep., 1994, pp. 1-8.
Ajika et al., "A 5 Volt Only 16M BIT Flash EEPROM Cell with a Simple Stacked Gate Structure", (Reprinted from IEDM Tech. Dig., 1990, pp. 115-118), LSI R&D Lab., Paper 5.11, pp. 209-212.
Chen et al, "Subbreakdown Drain Leakage Current in MOSFET", IEEE, 1987, pp. 515-517.
Dov Frohman-Bentochkowsky, "A Fully Decoded 2048-Bit Electrically Programmable FAMOS Read-Only Memory" (reprinted from IEEE J. Solid-State Circuits, vol. SC-6, #5, Oct. 1971pp. 301-306) pp. 63-68.
Lenzinger et al., "Fowler-Nordheim Tunneling into Thermally Grown SiO.sub.2 ", Journal of Applied Physics, vol. 40, No. 1, Jan. 1969, pp. 278-283.
Haddad et al., "Degradations Due to Hole Trapping in Flash Memory Cells", 1989, IEEE Electron Device Lett., vol. 10, No. 3, pp. 117-119.
Hoe et al, "Cell and Circuit Design for Single-Poly EPROM", 1989, IEEE Journal of Solid-State Circuits, vol. 24, No. 4, pp. 1153-1157.
Johnson et al., "A 16Kb Electrically Erasable Nonvolatile Memory", IEEE ISSCC, Dig. Tech. pap. 1980, pp. 125-127.
Kamiya et al, "EPROM Cell with High Gate Injection Efficiency", IEDM Tech. Dig. 1982 (reprint) pp. 741-744.
Kazerounian et al, "A 5 Volt High Density Poly-Poly Erase Flash EPROM Cell", IEDM Tech. Dig., 1988 (reprint) pp. 202-205.
Kynett et al, "An In-System Reprogrammable 32Kx8 CMOS Flash Memory", IEEE J. Solid-State Circuits, vol. 23, No. 5. Oct. 1988 (reprint), pp. 170-175.
Naruke et al, "A New Flash-Erase EEPROM Cell With a Sidewall Select-Gate On Its Source Side", IEDM Tech. Dig., 1989 (reprint) pp. 183-186.
Perlegos et al, "A 64K EPROM Using Scaled MOS Technology", IEEE ISSCC Dig. Tech. Pap., 1980 (reprint) pp. 69-71.
Wu et al, "A Novel High-Speed, 5-Volt Programming EPROM Structure with Source-Side Injection", IEDM Tech. Dig., 1986 (reprint) pp. 108-111.

Affiliated with

Also associated with

Rating

Pipelined record and playback for analog non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined record and playback for analog non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined record and playback for analog non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1012245