Pipelined parallel vector processor including parallel configure

Details Pipelined parallel vector processor including parallel configure Pipelined parallel vector processor including parallel configure

1983-09-09

1990-10-30

Anderson, Lawrence E.

Boots, shoes, and leggings

36423221, 364736, G06F 1516

Patent

active

049673432

ABSTRACT:
A pipelined parallel vector processor is disclosed. In order to increase the performance of the parallel vector processor, the present invention decreases the time required to process a pair of vectors stored in a pair of vector registers. The vector registers are subdivided into a plurality of smaller registers. A vector, stored in a vector register, comprises N elements; however, each of the smaller registers store M elements of the vector, where M is less than N. An element processor, functioning in a pipeline mode, is associated with each smaller register for processing the M elements of the vectors stored in the smaller register and generating results of the processing, the results being stored in one of the vector registers. The smaller registers of the vector registers, and their corresponding element processors, are structurally configured in a parallel fashion. The element processors and their associated smaller registers operate simultaneously. Consequently, processing of the N element vectors, stored in the vector registers, is complete in the time required to complete the processing of the M elements of the N element vector.

REFERENCES:
patent: 4041461 (1977-08-01), Kratz et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4171536 (1979-10-01), Heuer et al.
patent: 4179734 (1979-12-01), O'Leary
patent: 4287566 (1981-09-01), Culler
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4490786 (1984-12-01), Nakatani
patent: 4594655 (1986-06-01), Hiro et al.
patent: 4617625 (1986-10-01), Nagashima et al.
patent: 4621324 (1986-11-01), Ushiro et al.
"The Architecture of Pipelined Computers", by Peter M. Kogge, 1981, p. 207.
IBM Technical Disclosure Bulletin, "Parallel Table Directed Translation", T. C. Chen et al., vol. 22, No. 6, Nov. 1979, pp. 2489-2490.
IBM 2938 Overall Data Flow Chart with Arithmetic Section Data Flow, dated 2/69.

Affiliated with

Also associated with

Rating

Pipelined parallel vector processor including parallel configure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined parallel vector processor including parallel configure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined parallel vector processor including parallel configure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-279269