Pipelined packet switching and queuing architecture

Details Pipelined packet switching and queuing architecture Pipelined packet switching and queuing architecture

2007-02-13

2007-02-13

Harper, Kevin C. (Department: 2616)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S392000, C370S412000

Reexamination Certificate

active

10219462

ABSTRACT:
A pipelined linecard architecture for receiving, modifying, switching, buffering, queuing and dequeuing packets for transmission in a communications network. The linecard has two paths: the receive path, which carries packets into the switch device from the network, and the transmit path, which carries packets from the switch to the network. In the receive path, received packets are processed and switched in a multi-stage pipeline utilizing programmable data structures for fast table lookup and linked list traversal. The pipelined switch operates on several packets in parallel while determining each packet's routing destination. Once that determination is made, each packet is modified to contain new routing information as well as additional header data to help speed it through the switch. Using bandwidth management techniques, each packet is then buffered and enqueued for transmission over the switching fabric to the linecard attached to the proper destination port. The destination linecard may be the same physical linecard as that receiving the inbound packet or a different physical linecard. The transmit path includes a buffer/queuing circuit similar to that used in the receive path and can include another pipelined switch. Both enqueuing and dequeuing of packets is accomplished using CoS-based decision making apparatus, congestion avoidance, and bandwidth management hardware.

REFERENCES:
patent: 4940181 (1990-07-01), Juskey, Jr. et al.
patent: 5553061 (1996-09-01), Waggener et al.
patent: 5737152 (1998-04-01), Balakrishnan
patent: 5805381 (1998-09-01), Resh
patent: 5982584 (1999-11-01), Bennin et al.
patent: 6088360 (2000-07-01), Amaral et al.
patent: 6104700 (2000-08-01), Haddock et al.
patent: 6316737 (2001-11-01), Evans et al.
patent: 6330132 (2001-12-01), Honda
patent: 6349017 (2002-02-01), Schott
patent: 6351353 (2002-02-01), Sluzewski et al.
patent: 6683387 (2004-01-01), Brownfield
patent: 57152130 (1982-09-01), None
patent: 01283841 (1989-11-01), None
patent: 2002-025025 (2002-01-01), None
patent: 2002-251705 (2002-09-01), None
Ahmad, S.S.; “Impact of residue on Al/Si pads on gold bonding”; Electronics Components Conference, 1988; Proceedings of the 38th, May 9-11, 1988; pp. 534-538.
Cher Ming Tan, ER, E. & Younan Hua, Chai, V.; “Failure analysis of bond pad metal peeling using FIB and AFM”; IEEE Transactions on vol. 21 Issue: 4, Dec. 1998; pp. 585-591.

Affiliated with

Also associated with

Rating

Pipelined packet switching and queuing architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined packet switching and queuing architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined packet switching and queuing architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3826208