Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2004-03-17
2010-06-01
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
Reexamination Certificate
active
07730284
ABSTRACT:
An instruction processing device has a of pipe-line stage with a functional unit for executing a command from an instruction. A first register unit is coupled to the functional unit for storing a result of execution of the command when the command has reached a first one of the pipeline stages, and for supplying bypass operand data to the functional unit. A register file is coupled to the functional unit for storing the result when the command has reached a second one of the pipeline stages, downstream from the first one of the pipeline stages, and for supplying operand data to the functional unit. A disable circuit is coupled to selectively disable storing of the results in the register file under control of the instructions.
REFERENCES:
patent: 5805852 (1998-09-01), Nakanishi
patent: 6035388 (2000-03-01), Choquette et al.
patent: 6145074 (2000-11-01), Asato et al.
patent: 6175910 (2001-01-01), Pauporte et al.
patent: 6594753 (2003-07-01), Choquette et al.
patent: 6624818 (2003-09-01), Mantor et al.
patent: 6839831 (2005-01-01), Balmer et al.
patent: 2002/0004916 (2002-01-01), Marchand et al.
patent: 2002/0108026 (2002-08-01), Balmer et al.
patent: 2002/0199084 (2002-12-01), Choquette et al.
patent: 2003/0212915 (2003-11-01), Luick
patent: 2004/0148494 (2004-07-01), Civlin
patent: 1050801 (2000-11-01), None
patent: 1199629 (2002-04-01), None
patent: 10003389 (1998-06-01), None
patent: 0161478 (2001-08-01), None
patent: WO 2007057831 (2007-05-01), None
Clock Gating by Mukherjee.
Frank Emnett and Mark Biegel, Power REduction Through RTL Clock Gating, SNUG San Jose 2000, pp. 3-6.
Hennessy and Patterson, Computer Organization and Design, 1998, Morgan Kaufmann Publishers, p. 499.
Karl-Filip Faxen; “Back End Issues for Modern Microprocessors: The State of the Art”, Jun. 18, 1997, Internet Publication.
Alba Pinto Carlos Antonio
Sethuraman Ramanathan
Srinivasan Balakrishnan
Koninklijke Philips Electronics , N.V.
Li Aimee J
LandOfFree
Pipelined instruction processor with data bypassing and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined instruction processor with data bypassing and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined instruction processor with data bypassing and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176743