Boots – shoes – and leggings
Patent
1982-05-10
1985-08-06
Shaw, Gareth D.
Boots, shoes, and leggings
364900, G06F 1534
Patent
active
045340099
ABSTRACT:
A pipelined Fast Fourier Transform (FFT) processor is described for proceng continuous sets of N samples in a highly efficient manner. Within a single set of N inputs, the samples arrive in pairs (sample 0, and 1, 2 and 3, 4 and 5, etc.). This input sequence can be obtained from a sequential stream of inputs (sample 0 followed by smples 1, 2, 3, 4, etc.) by delaying the even numbered sample by one time unit. Alternately, the device could be made to operate on sequential samples within a set of N samples by internal pipelining of the arithmetic units. The device achieves high arithmetic unit efficiency while minimizing the memory required by allowing each arithmetic unit in the pipeline, with the exception of the last, to operate on the even or odd numbered samples first, after which it will operate on the remaining samples, which have been appropriately delayed and switched through shift registers and switches. The structure of the device, through its novel arrangement of shift registers and switches, allows an internal reordering of the data such that 100 percent arithmetic unit efficiency can be obtained, while requiring only 2(N-1)-(N/2) memory locations.
REFERENCES:
patent: 3544775 (1970-12-01), Bergland et al.
patent: 3702393 (1972-11-01), Fuss
patent: 3816729 (1974-06-01), Works
patent: 3881100 (1975-04-01), Works et al.
patent: 3892956 (1975-07-01), Fuss
Beers Robert F.
Lall Prithvi C.
McGill Arthur A.
Shaw Gareth D.
Thaler Melinda
LandOfFree
Pipelined FFT processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined FFT processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined FFT processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-516509