Pipelined decision-feedback unit in a reduced-state viterbi...

Details Pipelined decision-feedback unit in a reduced-state viterbi... Pipelined decision-feedback unit in a reduced-state viterbi...

2004-10-08

2010-02-02

Ghayour, Mohammad H (Department: 2611)

Pulse or digital communications

Systems using alternating or pulsating current

Plural channels for transmission of a single pulse train

C375S263000, C375S265000, C714S792000, C714S794000, C714S795000, C714S796000

Reexamination Certificate

active

07656959

ABSTRACT:
A pipelined decision feedback unit (DFU) is disclosed for use in reduced-state Viterbi detectors with local feedback. The disclosed pipelined decision feedback unit improves the maximum data rate that may be achieved by the reduced state Viterbi detector by the pipelined computation of partial intersymbol interference-based estimates. A pipelined decision feedback unit is thus disclosed that computes a plurality of partial intersymbol interference based estimates, wherein at least one partial intersymbol interference-based estimate is based on a selected partial intersymbol interference-based estimate; and selects the selected partial intersymbol interference-based estimate from among partial intersymbol interference-based estimates for path extensions into a state.

REFERENCES:
patent: 5136593 (1992-08-01), Moon et al.
patent: 5220570 (1993-06-01), Lou et al.
patent: 5291523 (1994-03-01), Bergmans et al.
patent: 5805479 (1998-09-01), Tang
patent: 5844946 (1998-12-01), Nagayasu
patent: 5870433 (1999-02-01), Huber et al.
patent: 5881106 (1999-03-01), Cartier
patent: 5910968 (1999-06-01), Chouly et al.
patent: 5970104 (1999-10-01), Zhong et al.
patent: 6035006 (2000-03-01), Matui
patent: 6088404 (2000-07-01), Jekal
patent: 6201831 (2001-03-01), Agazzi et al.
patent: 6252904 (2001-06-01), Agazzi et al.
patent: 6690739 (2004-02-01), Mui
patent: 6744814 (2004-06-01), Blanksby et al.
patent: 6778602 (2004-08-01), Agazzi et al.
patent: 6999521 (2006-02-01), Azadet et al.
patent: 7000175 (2006-02-01), Azadet et al.
patent: 2002/0083396 (2002-06-01), Azadet et al.
patent: 2002/0122480 (2002-09-01), Abnous et al.
U.S. Appl. No. 09/471,920, filed Dec. 23, 1999, Azadet et al.
U.S. Appl. No. 09/804,082, filed Mar. 12, 2001, Abnous.
U.S. Appl. No. 09/834,668, filed Apr. 13, 2001, Azadet et al.
Azadet, K., “Gigabit Ethernet Over Unshielded Twisted Pair Cables,” 1999 International Symposium on VLSI Technology, and Applications, Jun. 8-10, 1999, pp. 167-170.
Bednarz et al., “Design Performance, and Extensions of the RAM-DFE Architecture,” IEEE Transactions on Magnetics, vol. 31, No. 2, pp. 1196-1201 (Mar. 1995).
Black et al., “A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12 (Dec. 1992).
Chevillat et al., “Decoding of Trellis-Encoded Signals in the Presence of Intersymbol Interference and Noise,” IEEE Transactions on Communications, vol. 37, No. 7 (Jul. 1989).
Cypher et al., “Generalized Trace-Back Techniques for Survivor Memory Management in the Viterbi Algorithm,” Journal of VLSI Signal Processing, 5, pp. 85-94 (1993).
Fettweis et al., “High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture,” IEEE Communications Magazine (May 1991).
Haratsch, E.F., “High-Speed VLSI Implementation of Reduced Complexity Sequence Estimation Algorithms with Applications to Gigabit Ethernet 1000Base-T,” 1999 International Symposium on VLSI Technology, and Applications, Jun. 8-10, 1999, pp. 171-174.
Haratsch, E.F., “Viterbi Dectector Architectures for Magnetic Recording,” 2003 International Symposium on VLSI Technology, Systems, and Applications, Oct. 6-8, 2003, pp. 239-242.
Parhi, K.K., “Pipelining in Algorithms with Quantizer Loops,” IEEE Transactions on Circuits and Systems, vol. 38, No. 7, pp. 745-754 (Jul. 1991).
Rizos et al., “Reduced-Complexity Sequence Detection Approaches for PR-Shaped, Coded Linear Modulations,” IEEE Global Telecommunications Conference, vol. 1, pp. 342-346 (Nov. 1997).
Haratsch, E.F., “Viterbi Detector Architectures for Magnetic Recording,” IEEE, pp. 239-242 (2003).
Haratsch et al., “A Pipelined 14-Tap Parallel Decision-Feedback Decoder for 1000Base-T Gigabit Ethernet,” VLSI Technology, System, and Applications, Proceedings of Technical Papers, pp. 117-120 (2001).
Haratsch et al., “Pipelined Reduced-State Sequence Estimation,” Globecom'00 IEEE Global Telecommunications Conference, vol. 2 of 4, pp. 1046-1050 (2000).

Affiliated with

Also associated with

Rating

Pipelined decision-feedback unit in a reduced-state viterbi... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined decision-feedback unit in a reduced-state viterbi..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined decision-feedback unit in a reduced-state viterbi... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4198663