Boots – shoes – and leggings
Patent
1988-02-16
1994-04-12
Malzahn, David H.
Boots, shoes, and leggings
G06F 15332
Patent
active
053031725
ABSTRACT:
A digital array signal processor and an associated method are described for implementing the fast Fourier transform radix-4 butterfly algorithm. The digital array signal processor is an integrated circuit with a four stage pipeline and can perform a radix-4 butterfly operation on four complex operands every 80 nanoseconds. Using the decimation-in-frequency implementation of the radix-4 butterfly algorithm, the digital array signal processor includes a first stage for distribution of complex input operand values, a second stage for performing addition and subtraction operations, a third stage for performing multiplication operations and a fourth stage for distribution of the output operand values. The digital array signal processor can be reconfigured to perform a radix-2 butterfly operation on two sets of two complex numbers during the 80 nanosecond machine cycle as well as frequently used arithmetic and logic operations. The digital signal array processor can be configured to perform a series of operations on an array of operands or can be one of a series of processors, each processor performing a separate operation on an operand array. According to a second implementation, the digital array signal processor can perform the radix-4 butterfly algorithm using the decimation-in-time algorithm.
REFERENCES:
patent: 3777131 (1973-12-01), Llewellyn
patent: 3800130 (1974-03-01), Martinson et al.
patent: 4164021 (1979-08-01), Nishitani et al.
patent: 4241411 (1980-12-01), Krasner et al.
patent: 4393468 (1983-07-01), New
patent: 4563750 (1986-01-01), Clarke
patent: 4689762 (1987-08-01), Thibodeau, Jr.
patent: 4742534 (1988-05-01), Verbeek et al.
patent: 4825399 (1989-04-01), Nagai
David Quong and Robert Perlman, Electronic Design, vol. 32, Jul. 1984, No. 14, "One-Chip Sequencer Shapes up Addressing for Large FFTs", pp. 159-164, 166, 168.
Allen M. Peterson and S. Shankar Narayan, Wescon Conference Record, vol. 25 (1981) Sep., "Fast Fourier Transform (FFT) and Prime Factor Transform (PFT) Implementations for Signal Processing and Digital Filtering", pp. 1-8.
Zoran Data Sheet for ZR34161 Vector Signal Processor, Jul. 30, 1986, pp. 7-18.
Supplemental Data Sheet for Zoran Data Sheet for 2R 34161 Vector Signal Procesor, pp. 20-26.
Fleming Michael E.
Furman Christopher D.
Kishavy Kevin M.
Magar Surender S.
Murphy Kenneth N.
Array Microsystems
Malzahn David H.
LandOfFree
Pipelined combination and vector signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined combination and vector signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined combination and vector signal processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2104390