Pipelined cache system having low effective latency for nonseque

Details Pipelined cache system having low effective latency for nonseque Pipelined cache system having low effective latency for nonseque

1994-06-30

1996-10-01

Asta, Frank J.

Boots, shoes, and leggings

395375, 395452, 395464, 395496, 3642318, 36424341, 3642613, 3642617, 3642631, 364948, 36496424, 36496426, 364 D, G06F 932, G06F 1300

Patent

active

055617824

ABSTRACT:
A method and apparatus for reducing the effective latency for nonsequential memory accesses is disclosed. An improved cache includes a multi-stage pipelined cache that provides at least one cache output record in response to a record address hitting the pipelined cache. The pipelined cache provides the record after an idle period of L clock cycles in which the pipelined cache provides no output records. The effective latency of the pipelined cache is reduced by providing a branch target cache (BTC) that issues at least one record during the idle period in response to a nonsequential record address hitting the BTC. The records stored in the caches may, for example, represent instructions. The cache further includes a lookahead circuit for providing the nonsequential record address (A) and a lookahead address (A+(L.times.W), where W denotes the issue width) to the pipelined cache during a zero cycle preceding the idle period. The pipelined cache respectively provides a nonsequential record and a lookahead record from the lookahead address after the idle period in response to the nonsequential record address and the lookahead address hitting the pipelined cache. A multiplexer selects the nonsequential record from the pipelined cache as an output if the nonsequential address misses the BTC. The multiplexer selects the lookahead record as the output if the nonsequential address hits the BTC. Various modifications of this technique are also described.

REFERENCES:
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4912635 (1990-03-01), Nishimukai et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5337415 (1994-08-01), DeLano et al.
"High Speed CMOS Microprocessor Final Report", Avionic and Electronic Systems Division, General Electric Company, Syracuse, New York (Aug. 15, 1986), pp. 2-6 thru 2-10.

Affiliated with

Also associated with

Rating

Pipelined cache system having low effective latency for nonseque does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined cache system having low effective latency for nonseque, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined cache system having low effective latency for nonseque will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1509189