Pipelined analog-to-digital converter with relaxed...

Details Pipelined analog-to-digital converter with relaxed... Pipelined analog-to-digital converter with relaxed...

1999-08-10

2001-09-11

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S161000

Reexamination Certificate

active

06288663

ABSTRACT:

BACKGROUND AND SUMMARY OF THE INVENTION
The present invention relates to analog-to-digital converters and particularly to pipelined analog-to-digital converters with low power supply voltages.
Background: Analog to Digital Conversion
Analog to digital conversion is the process of converting an analog data signal, which is most commonly represented as voltage, into a digital format. Determining a digital value which represents a particular analog input is known as “quantization”. Serial, delta-sigma or oversampling, parallel, and pipelined are some of the many different analog to digital conversion architectures which exist. Different architectures are suited to different needs.
Serial analog to digital architecture offers a wide range of performance in analog to digital conversion, from low power and low resolution to quantizations with very high resolutions. Serial architecture typically quantizes analog data at the rate of one bit per cycle. Therefore, a digital sample having N bits of resolution will take N cycles to fully quantize. Delta-sigma analog to digital architecture is used in audio signal processing. The architecture is designed to translate high-speed, low-resolution samples into higher-resolution, lower-speed output. This process is also referred to as oversampling because more samples of the analog data are quantized than actually become output.
By contrast, parallel analog to digital architecture provides the fastest quantization rate per analog signal. In the parallel (or “flash”) architecture, a digital value per cycle is produced for each analog data sample, without regard to N, the number of bits of resolution. Parallel architecture requires that all quantization levels be simultaneously compared to the analog signal. This results in the use of 2
N
−1 comparators and 2
N
+1 resistors to achieve a digital value, with N bits of resolution, per cycle.
FIG. 7
depicts a block diagram of a typical comparator configuration for a flash ADC. A three-comparator architecture, for example, will produce a digital output with two bits of resolution. The converter of
FIG. 7
employs 2
n
−1 latched analog comparators
702
in parallel, where n is the number of bits of resolution. A reference voltage
706
is provided to the comparator bank. A resistive voltage divider
704
provides reference voltages scaled for each of the comparators. The outputs of the comparators are applied to latches controlled by the ENCODE input
714
. When the encode command is low (digital “0”), the latches are transparent creating the “track” mode. When the ENCODE input changes to high (digital “1”), the latches go into a “hold” or latched condition, thus freezing the most recent digital outputs of the comparators and applying them to the encoding circuits
710
. The signal held in the latches is converted to binary form by the encoders and applied to the output stages
712
as a digital representation of the analog signal
708
which was present at the comparator inputs at the instant the ENCODE command made the change to the “hold” mode.
Background: Pipelined Analog to Digital Architecture
Pipelined analog to digital architecture, like serial analog to digital architecture, is a method of quantizing an analog signal in stages. Algorithms exist for obtaining either 1 or 1.5 bits of resolution per stage. In a 1.5-bit per stage converter, the digital output of each stage is either 1, 0, or −1. In a 1-bit per stage converter, the digital output of each stage is either 1 or −1. For either algorithm, N stages are required for an N-bit digital value. One bit is resolved at each stage with the result and analog signal sample passed along to the next stage for resolution of another bit. In a 1.5 bit per stage converter, the other ½ bit in each stage is redundant. Digital correction logic eliminates the redundancy to produce an N bit result. Producing a single digital value for a single analog input requires N cycles, one for each stage. However, the pipelining permits a high degree of parallelism, so that one output per cycle can be produced after the pipeline fills up.
Pipelined analog to digital converters have many applications. They are particularly useful when high speed, high resolution quantization is required. The pipelined analog to digital conversion architecture's ability to meet these demands makes it ideal for high volume telecommunications application such as various digital subscriber lines, digital signal processing at video rates, and for stand alone high speed analog to digital converters.
The advantage of pipelined analog to digital conversion is that each stage of resolution is separated. Once the analog signal is resolved at the first stage and the result passed to the second stage, a new signal can be processed by the first stage. The passing of result and signal from stage to stage continues to stage N at which point a digital value of N bits of resolution can be produced. Quantization of the first signal to N bits of resolution is achieved in N cycles. However, because each stage resolves one bit and passes the result to the next stage, the former stage is free to resolve a bit of the next analog sample.
This staged design allows N analog samples to be in the process of quantization simultaneously. Once the first analog sample is quantized, after N cycles, each successive analog sample is quantized one cycle later. Thus, there is only one cycle delay per digitized signal after the first is fully quantized. Pipelined analog to digital conversion therefore results in the fastest throughput rate of any analog to digital conversion that quantizes one-bit per conversion cycle, as it is capable, after an N−1 cycles start up period, of quantizing one sample per cycle.
Background: Conventional Sub-ADC Solutions
FIG. 2
depicts a block diagram of the analog portion of a pipelined ADC. The pipelined ADC shown in
FIG. 2
consists of N consecutive stages. Sub-ADC
202
is a low resolution analog-to-digital converter. Each sub-ADC performs a coarse conversion of its analog input signal to a digital approximation that is used to build the final digital ADC-output. The sub-ADC
202
output is also reconverted to an analog signal and subtracted from the sub-ADC
202
input. The inter-stage amplifier
204
multiplies this difference by a factor r. The amplifier output is be expressed by:
V
RES
=r
(
V
IN
−d V
REF
/2),
where d represents the output of the sub-ADC
202
. The multiplication factor, r, is often referred to as the converter radix. A radix of 2 is common for analog-to-digital converter stages of 1 or 1.5 bits per stage. The analog output of each stage is referred to as its residue. The digital output of the overall ADC is constructed by combining the outputs from each of the sub-ADC stages. The digital output is expressed by:
D=r
1
r
2
r
3
. . . r
N−1
d
1
+r
2
r
3
. . . r
n−1
d
1
+. . . +r
N−2
r
N−1
d
1
+r
N−1
d
1
where d
k
is the output of the k
th
sub-ADC and r
k
is the k
th
inter-stage amplifier gain.
The particular design choice of the sub-ADC
202
does not necessarily affect the accuracy of the overall ADC. However, the design choice can have a significant affect on the residue signal. This effect on the residue can make optimal performance of the inter-stage amplifier
204
difficult to achieve. The parameters incorporated in the design of a sub-ADC
202
include its output codes, {d
1
, d
2
, d
3
. . . , d
M
}, and the transition voltages necessary to produce the output codes, {V
t2
, V
t3
, V
t4
, . . . , V
tM
}.
Background: Conventional Three-Comparator Sub-ADC
One commonly used three-comparator sub-ADC has three output codes, {−1, 0, 1}, and two transition voltages, {−V
REF
/4, +V
REF
/4}. This type of sub-ADC is typically used in CMOS pipelined ADC products.
FIG. 3
graphically depicts the quantization law of this two-comparator sub-ADC.
FIG. 4
graphically depicts the residue voltage corres

Affiliated with

Also associated with

Rating

Pipelined analog-to-digital converter with relaxed... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined analog-to-digital converter with relaxed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined analog-to-digital converter with relaxed... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2454471