Boots – shoes – and leggings
Patent
1993-10-26
1995-07-04
Coleman, Eric
Boots, shoes, and leggings
3642434, 364260, 3642563, 3642715, 364DIG1, 395425, G06F 1208
Patent
active
054308887
ABSTRACT:
A load/store pipeline in a computer processor for loading data to registers and storing data from the registers has a cache memory within the pipeline for storing data. The pipeline includes buffers which support multiple outstanding read request misses. Data from out of the pipeline is obtained independently of the operation of the pipeline, this data corresponding to the request misses. The cache memory can then be filled with the requested for data. The provision of a cache memory within the pipeline, and the buffers for supporting the cache memory, speed up loading operations for the computer processor.
REFERENCES:
patent: 4092713 (1978-05-01), Scheuneman
patent: 4345309 (1982-08-01), Arulpragasam
patent: 4349871 (1982-09-01), Lary
patent: 4354232 (1982-10-01), Ryan
patent: 4370710 (1983-01-01), Kroft
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4494190 (1985-01-01), Peters
patent: 4594655 (1986-06-01), Hao et al.
patent: 4594682 (1986-06-01), Drimak
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4631668 (1986-12-01), Kubo et al.
patent: 4646233 (1987-02-01), Weatherford et al.
patent: 4677549 (1987-06-01), Katsura et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4742446 (1988-05-01), Morioka et al.
patent: 4750112 (1988-06-01), Jones et al.
patent: 4760545 (1988-07-01), Inagami et al.
patent: 4811215 (1989-03-01), Smith
patent: 4855904 (1989-08-01), Daberkow et al.
patent: 4858111 (1989-08-01), Steps
patent: 4858113 (1989-08-01), Saccardi
patent: 4860192 (1989-08-01), Sachs et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4912632 (1990-03-01), Gach et al.
patent: 4920477 (1990-04-01), Colwell et al.
patent: 4926317 (1990-05-01), Wallach et al.
patent: 4933837 (1990-06-01), Freidin
"Convex C-1 Supercomputer System Overview," 1985, pp. 1-2-E19.
Burns Douglas J.
Fenwick David M.
Heye Richard
Stamm Rebecca L.
Stanley Timothy J.
Coleman Eric
Digital Equipment Corporation
Fisher Arthur W.
Maloney Denis G.
LandOfFree
Pipeline utilizing an integral cache for transferring data to an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline utilizing an integral cache for transferring data to an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline utilizing an integral cache for transferring data to an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-768077