Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2008-06-16
2009-11-03
Nguyen, Khai M (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S162000, C341S172000
Reexamination Certificate
active
07612700
ABSTRACT:
In a pipeline type A/D converter apparatus including A/D converter circuit parts connected in cascade with each other and A/D converting a sample hold signal in a pipeline form, each A/D converter circuit part includes a pre-A/D converter circuit for A/D converting an input signal into a digital signal, and a multiplying D/A converter circuit for D/A converting the digital signal into an analog control signal, and D/A converting the input signal by sampling, holding and amplifying the input signal using a sampling capacitor based on the analog control signal. A precharge circuit precharges a sampling capacitor before sampling so as to attain a predetermined output value in accordance with a digital input to output characteristic substantially adapted to an input to output characteristic of each A/D converter circuit part that presents an output signal corresponding to the input signal to each A/D converter circuit part.
REFERENCES:
patent: 6756928 (2004-06-01), Kawahito et al.
patent: 6839015 (2005-01-01), Sutardja et al.
patent: 6967610 (2005-11-01), Sutardja et al.
patent: 7304598 (2007-12-01), Bogner et al.
patent: 7429946 (2008-09-01), Huang
patent: 7450050 (2008-11-01), Rezayee et al.
patent: 2003-158434 (2003-05-01), None
K. lizuka et al., “A 14-bit Digitally Self-Calibrated Pipelined ADC with Adaptive Bias Optimization for Arbitrary Speeds Up to 40 MS/s”, IEEE Journal of Solid-State Circuits, vol. 41, pp. 883-890, Apr. 2006.
B. Murmann et al., “A 12-bit 75-MS/s Pipelined ADC Using Open-Loop Residue Amplification”, IEEE Journal of Solid-State Circuits, vol. 38, pp. 2040-2050, No. 12, Dec. 2003.
S. Kawahito et al., “Low-Power Design of High-Speed A/D Converters”, IEICE Transactions on Electronics, vol. E88-C, No. 4, pp. 468-478, Apr. 2005.
D. Kelly et al., “A 3V 340mW 14b 75MSPS CMOS ADC with 85dB SFDR at Nyquist”, ISSCC Digest of Technical Papers, pp. 134-135, Feb. 2001.
H. C. Liu et al., “A 15b 20MS/s CMOS Pipelined ADC with Digital Background Calibration”, ISSCC Digest of Technical Papers, pp. 374-375, Feb. 2004.
H. Matsui et al., “A 14bit Digitally Self-Calibrated Pipelined ADC with Adaptive Bias Optimization for Arbitrary Speeds up to 40MS/s”, IEEE Symposium on VLSI Circuits, pp. 330-333, Jun. 2005.
P. Bogner et al., “A 14b 100MS/s Digitally Self-Calibrated Pipelined ADC in 0.13 μm CMOS”, ISSCC Digest of Technical Papers, pp. 224-225, Feb. 2006.
Honda Kazutaka
Kawahito Shoji
Kurauchi Akira
Shimizu Yasuhide
Sushihara Koji
Nguyen Khai M
Semiconductor Technology Academic Research Center
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Pipeline type A/D converter apparatus provided with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline type A/D converter apparatus provided with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline type A/D converter apparatus provided with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135449