Pipeline time-to-digital converter

Details Pipeline time-to-digital converter Pipeline time-to-digital converter

2011-04-19

2011-04-19

Mai, Lam T (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C331S00100A

Reexamination Certificate

active

07928888

ABSTRACT:
A pipeline time-to-digital converter (TDC) is provided. The pipeline TDC includes a plurality of TDC cells. Each of the TDC cells includes a delay unit, an output unit and a determination unit. The delay unit receives a first clock signal and a first reference signal output from a previous stage TDC cell. The delay unit generates sampling phases in a period between a trigger edge of the first reference signal and a trigger edge of the first clock signal, and samples the first clock signal to obtain sampling values in accordance with the sampling phases. The output unit calculates the sampling values for outputting a conversion value. The determination unit uses and analyses the sampling values and the sampling phases for outputting time residue to a next stage TDC cell.

REFERENCES:
patent: 4439046 (1984-03-01), Hoppe
patent: 6501706 (2002-12-01), West
patent: 6751613 (2004-06-01), Lee et al.
patent: 6754613 (2004-06-01), Tabatabaei et al.
patent: 6868047 (2005-03-01), Sartschev et al.
patent: 7205924 (2007-04-01), Vemulapalli et al.
patent: 7564284 (2009-07-01), Henzler et al.
patent: 7688126 (2010-03-01), Henzler et al.
patent: 2008/0069292 (2008-03-01), Straayer et al.
patent: 2008/0129574 (2008-06-01), Choi et al.
patent: 2010/0283653 (2010-11-01), Dai et al.
Article Titled “A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue”, jointly authored by Minjae Lee, et al. in IEEE JSSCC, vol. 43, No. 4, pp. 769-777, Apr. 2008.
Article Titled “A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techiques”, jointly authored by Enrico Temporiti, et al.,in IEEE JSSCC, vol. 44, No. 3, pp. 824-834, Mar. 2009.
Article Titled “A Wide-Range, High-Resolution, Compact, CMOS Time to Digital Converter”, jointly authored by V. Ramakrishnan, et al., in IEEE Proceedings of the 19th International Conference on VLSI Design (VLSID'06), 2006.

Affiliated with

Also associated with

Rating

Pipeline time-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline time-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline time-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2636436