Boots – shoes – and leggings
Patent
1994-01-13
1996-06-11
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 395775, 364DIG1, 3642318, 3642614, 3642624, 364244, 3642443, 3642446, 3642513, 364259, G06F 938, G06F 940, G06F 942
Patent
active
055264980
ABSTRACT:
A data processor in accordance with the present invention makes it possible to perform pre-branch processing with respect to a return address in the initial stage of pipeline processing also on a subroutine return instruction, and therefore by providing a stack memory (PC stack) dedicated to a program counter (PC) for storing only return addresses of the subroutine return instruction, in executing a subroutine call instruction in an execution stage of a pipeline processing mechanism, the return address from the subroutine is pushed to the PC stack, and the pre-branch processing is performed to the address popped from the PC stack in decoding the subroutine return instruction in an instruction decoding stage.
REFERENCES:
patent: 4315313 (1982-02-01), Armstrong, et al.
patent: 4394729 (1983-07-01), Armstrong
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4546431 (1988-10-01), Horvath
patent: 4974158 (1990-11-01), Watanabe et al.
"Branch Prediction Strategies and Branch Target Buffer Design," Lee et al, Computer, Jan. 1984.
Matsuo Masahito
Yoshida Toyohiko
Albert Phillip H.
Bowler Alyssa H.
Donaghue L.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Pipeline processor, with a return address stack and two stack po does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline processor, with a return address stack and two stack po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline processor, with a return address stack and two stack po will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-361477