Electrical computers and digital processing systems: multicomput – Computer-to-computer data routing – Least weight routing
Patent
1997-06-25
2000-11-07
An, Meng-Ai T.
Electrical computers and digital processing systems: multicomput
Computer-to-computer data routing
Least weight routing
712 16, G06F 938
Patent
active
061449822
ABSTRACT:
An apparatus for tracking pipeline resources of a processor involves fetching selected ones of the coded instructions and marking the fetched instructions with instruction metadata. The instruction metadata indicates a number of pipeline resources required by each instruction. The marked instructions are issued from the fetch unit and, using the instruction metadata, a count of a number of resources committed to issued instructions in the execution pipelines is maintained. When it is determined that the number of resources committed to issued instructions exceeds a preselected maximum and instructions are prevented from issuing from the fetch unit. As each instruction is retired, the instruction metadata is used to determine a number of resources released by retirement of the issued instruction.
REFERENCES:
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5666506 (1997-09-01), Hesson et al.
patent: 5828895 (1998-10-01), Chan et al.
patent: 5860018 (1999-01-01), Panwar et al.
patent: 5867725 (1999-02-01), Fung et al.
An Meng-Ai T.
Chen Te Yu
McKay Philip
Sun Microsystems Inc.
LandOfFree
Pipeline processor and computing system including an apparatus f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline processor and computing system including an apparatus f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline processor and computing system including an apparatus f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1651873