Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-01-08
2010-12-07
Bullock, Jr., Lewis A (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S400000, C708S409000
Reexamination Certificate
active
07849123
ABSTRACT:
The present invention discloses a fast Fourier transform (FFT) processor based on multiple-path delay commutator architecture. A pipelined architecture is used and is divided into 4 stages with 8 parallel data path. Yet, only three physical computation stages are implemented. The process or uses the block floating point method to maintain the signal-to-noise ratio. Internal storage elements are required in the method to hold and switch intermediate data. With good circuit partition, the storage elements can adjust their capacity for different modes, from 16-point to 4096-point FFTs, by turning on or turning off the storage elements.
REFERENCES:
patent: 4872132 (1989-10-01), Retter
patent: 5163017 (1992-11-01), Wong et al.
patent: 5293330 (1994-03-01), Sayegh
patent: 5481488 (1996-01-01), Luo et al.
patent: 6366936 (2002-04-01), Lee et al.
patent: 2002/0083107 (2002-06-01), Park et al.
patent: 2005/0015420 (2005-01-01), Gibb et al.
patent: 2005/0114420 (2005-05-01), Gibb et al.
Luca Fanucci, Massimiliano Forliti and Filippo Gronchi, “Single-Chip Mixed-Radix FFT Processor for Real-Time On-Board SAR Processing”, IEEE, 0-7803-5682-9/99, 1999, pp. 1135-1138.
Thuyen Le, Thomas Dombek and Manfred Glesner, “On the Design of a Novel Architecture for Shape-Adaptive DCT Targeting Image Coding”, IEEE, 0-7803-5682-9/99, 1999, pp. 1139-1142.
M. Hasan, T. Arslan and J.S. Thompson, “A Delay Spread Based Low Power Reconfigurable FFT Processor Architecture for Wireless Receivers”, IEEE, 0-7803-8160-2/03, 2003, pp. 135-138.
Hwang Wei
Lai Chi-Chen
Bullock, Jr. Lewis A
Jackson Demian K.
Jackson IPG PLLC
National Chiao Tung University
Yaary Michael
LandOfFree
Pipeline-based reconfigurable mixed-radix FFT processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline-based reconfigurable mixed-radix FFT processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline-based reconfigurable mixed-radix FFT processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4229228