Pipeline arithmetic adder and multiplier

Details Pipeline arithmetic adder and multiplier Pipeline arithmetic adder and multiplier

1986-03-31

1989-12-12

Kemeny, Emanuel S.

Boots, shoes, and leggings

364784, 3647505, G06F 752, G06F 750

Patent

active

048872334

ABSTRACT:
A fast pipeline adder comprising a plurality of registered adder rows. In one embodiment, additions in the pipeline are realized in reclocked half adders. In another embodiment, modified adders are employed which accept two carry inputs and develop two carry outputs. The resulting number of individual cells is reduced to approximately half of those in the prior embodiment. In still another embodiment, switch means are included in each cell to delete the reclocking and in still another embodiment, the adders in the diagonal of the pipeline adder are provided with additional inputs to permit use of the pipeline adder in recursive addition applications. In still another embodiment, the cells are permitted to output the inverse of the intended signal, reducing thereby the physical realization of the cells and increasing the speed of the cells.

REFERENCES:
patent: 3752971 (1973-08-01), Calhoun et al.
patent: 3900724 (1975-08-01), McIver et al.
patent: 4130878 (1978-12-01), Balph et al.
patent: 4432066 (1984-02-01), Benschop
patent: 4441158 (1984-04-01), Kanuma
patent: 4495593 (1985-01-01), Ware
patent: 4533993 (1985-08-01), McCanny et al.
patent: 4571701 (1986-02-01), Rerouge
patent: 4594678 (1986-06-01), Uhlenhoff
patent: 4611305 (1986-09-01), Iwase
patent: 4616330 (1986-10-01), Betz
patent: 4638449 (1987-01-01), Frey
patent: 4683548 (1987-07-01), Mlynek
patent: 4736335 (1985-04-01), Barkan
patent: 4748583 (1988-05-01), Noll
patent: 4748584 (1988-05-01), Noda
Hallin et al, "Pipelining of Arithmetic Functions", IEEE Proc. on Computers, Aug. 1972, pp. 880-886.
Principles of CMOS VLSI Design, A Systems Perspective, Addison Wesley, FIGS. 8.4, 8.12 and others.
C. R. Baugh et al, "A Two's Complement Parallel Array Multiplication Algorithm", IEEE Transactions on Computers, vol. C-22, No. 12, Dec. 1973, pp. 1045-1047.

Affiliated with

Also associated with

Rating

Pipeline arithmetic adder and multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline arithmetic adder and multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline arithmetic adder and multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2126487