Pipeline analog to digital converter architecture with reduced m

Details Pipeline analog to digital converter architecture with reduced m Pipeline analog to digital converter architecture with reduced m

1997-01-09

1998-01-20

Young, Brian K.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341155, H03M 114

Patent

active

057105634

ABSTRACT:
A multistage pipelined analog to digital converter architecture that significantly reduces non-linearity by a novel control switching technique is introduced. A first aspect of the present invention embraces a sample and hold circuit that includes a logic circuit, a plurality of reference signal nodes, an input signal node, an output signal node, a sample signal node, a first switching node, a second switching node, a circuit reference node, a first capacitor, a second capacitor, a signal routing circuit, and amplifier, which are inter-coupled to provide an output analog residue signal. At each stage of the pipelined architecture the sample and hold switch control logic alternately samples and amplifies signals inputted thereto and effectively reduce capacitor mismatch errors. This has the advantageous result of reducing non-linearity. According to a second aspect, the sample and hold circuit uses a differential amplifier having an inverting input and a non-inverting input. This second aspect further employs sequential termination of the amplifying time period resulting in additional advantage of reducing charge injection.

REFERENCES:
patent: 5534864 (1996-07-01), Ono et al.
patent: 5635937 (1997-06-01), Lim et al.
Yu, et al., "A 2.5V 12b 5MSample/s Pipelined CMOS ADC", IEEE International Solid-State Circuits Conference, pp. 314-315, Feb. 1996.
Yu, et al., "A Pipelined A/D Conversion Technique with Near-Inherent Monotonicity", IEEE Transactions on Circuits and Systems-II, Analog and Digital Signal Processing, vol. 42, No. 7, pp. 500-502 Jul. 1995.
Lewis, et al., "A 10-b 20-Msample/s Analog-to-Digital Converter", IEEE Journal of Solid State Circuits, vol. 27, No. 3 pp. 351-358, Mar. 1992.

Affiliated with

Also associated with

Rating

Pipeline analog to digital converter architecture with reduced m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline analog to digital converter architecture with reduced m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline analog to digital converter architecture with reduced m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-728868