Pipeline analog-to-digital converter

Details Pipeline analog-to-digital converter Pipeline analog-to-digital converter

2011-01-18

2011-01-18

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S159000

Reexamination Certificate

active

07872601

ABSTRACT:
Disclosed is a designed and implemented 12-bit 70 Msps pipeline analog-to-digital converter. Two adjacent blocks operate at opposite clock phases to reduce the chip size and power consumption. Since the opposite clock phases are designed to be provided by external devices, the timing between these two clock phases must be accurate. Note that the architecture of pipeline ADC consists of four stages, divided into two groups, wherein two adjacent stages in each group share one 3-bit flash ADC, hence only two 3-bit flash ADCs are required in this scheme. Therefore, there are 6-bit signal produced from each 3-bit flash ADC within one clock phase which consists of two opposite clock phases. And within the same period, the total output of the pipeline analog-to-digital converter would be 12-bit. From the simulation results, when the sampling rate is 70 Msps, this converter consumes 155 mW (TBV) at a ±1.8 V supply.

REFERENCES:
patent: 5629700 (1997-05-01), Kumamoto et al.
patent: 7006028 (2006-02-01), Galton
patent: 7397409 (2008-07-01), Jeon et al.

Affiliated with

Also associated with

Rating

Pipeline analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2706923