Pipe line high speed signal processor

Details Pipe line high speed signal processor Pipe line high speed signal processor

1974-03-25

1977-05-24

Malzahn, David H.

Registers

Transfer mechanism

Traveling pawl

3401725, G06F 738, G06F 1500

Patent

active

040257711

ABSTRACT:
Control for overlapping instruction execution in an arithmetic unit is provided by stepping a sequence of instructions through a plurality of registers connected in cascade and separately decoding each instruction in a register for control of a corresponding stage in one or more data processing paths, each comprising stages through which data being processed is stepped, each stage corresponding to only one register of the control pipeline. The output of the decoder of each instruction register controls the required operations in the corresponding stage of the data pipeline. Automatically indexed indirect addressing is provided by use of pointers for data sources and destinations as required in the execution of every instruction in order to facilitate highly iterative and structured operations on blocks or arrays of data.

REFERENCES:
patent: 3573854 (1971-04-01), Watson et al.
patent: 3775756 (1973-11-01), Balser
patent: 3787673 (1974-01-01), Watson et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 3875391 (1975-04-01), Shapiro et al.

Affiliated with

Also associated with

Rating

Pipe line high speed signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipe line high speed signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipe line high speed signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-539063