Boots – shoes – and leggings
Patent
1990-09-07
1992-03-31
Fleming, Michael R.
Boots, shoes, and leggings
3642329, 364229, 3642292, 364284, 3642222, 364238, 364DIG1, G06F 1300, G06F 900
Patent
active
051014980
ABSTRACT:
A processor which has two different communications modes, a test mode, an an emulator mode is shown. These modes are selected by controlling inputs to two pins. More modes could be added with more pins. When a given mode is switched into, certain I/O pins instantly change function. Minimal hardware and software is required to implement a switch thus allowing rapid switches.
REFERENCES:
patent: 4128873 (1978-12-01), Lamiaux
patent: 4140873 (1979-02-01), Kinch, Jr. et al.
patent: 4212059 (1980-07-01), Sato et al.
patent: 4432049 (1984-02-01), Shaw et al.
patent: 4435762 (1984-03-01), Milligan et al.
patent: 4441154 (1984-04-01), McDonough et al.
patent: 4453211 (1984-06-01), Askinazi et al.
patent: 4470113 (1984-09-01), Oura
patent: 4507727 (1985-03-01), Magar
patent: 4514805 (1985-03-01), McDonough et al.
patent: 4519028 (1985-05-01), Olsen et al.
patent: 4545013 (1985-10-01), Lyon et al.
patent: 4587634 (1986-05-01), Ferrio et al.
patent: 4677586 (1987-06-01), Magar et al.
patent: 4701916 (1987-10-01), Naven et al.
patent: 4744084 (1988-05-01), Beek et al.
patent: 4791590 (1988-12-01), Ku et al.
patent: 4805085 (1989-02-01), Mogi et al.
patent: 4851994 (1989-07-01), Toda et al.
patent: 4868784 (1989-09-01), Marshall et al.
patent: 4910703 (1990-03-01), Ikeda et al.
"On the Design of a High Performance LSI Circuit Digital Signal Processor for Communicatrion", Gambe et al.,-IEEE, Journal on Selected Areas in Communication, vol. SAC-3, No. 2, Mar. 1985, pp. 357-368.
"A 32-Bit VLSI Digital Signal Processor", Hays et al., IEEE Journal of Solid State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 998-1004.
"A 32b Floating Point CMOS Digital Signal Processor", Kawakami et al., 1986 IEEE International Solid-State Circuits Conference, pp. 86-87.
"A High Performance LSI Digital Signal Processor for Communication", Mochida et al.-IEEE Journal on Selected Areas in Communications, vol. SAC-3, No. 2, Mar. 1985, pp. 347-356.
"Architecture of High-Speed 22-Bit Floating-Point Digital Signal Processor", Mori et al., ICASSP 86, Tokyo, pp. 405-408.
"56-Bit General Purpose Digital Signal Processor", Motorola Inc., 1986, pp. 1-25.
UPD77230, NEC Electronics Inc., Feb. 1986, 16 pp.
"2920 Signal Processor" Intel, undated, pp. 4-43-50.
"Advanced Single-Chip Signal Processor", T. Nishitani et al., ICAASP86, Tokyo, IEEE, 1986, pp. 409-412.
NEC 1982 Catalog, pp. 551-567.
"Digital Signal Processor MB8764 Applications Manual", Fujitsu, 1986, pp. 1-4, p. 1-2.
DSP56000 Digital Signal Processor User's Manual, Motorola 1986, pp. 1-1, 2-9, 3-2, 3-7 to 3-9, 4-2 to 4-8, 4-14, 5-1 to 5-2, 7-1 to 7-36, 7-69 to 7-73, 8-1 to 8-9, 9-1 to 9-3.
Ehlig Peter N.
Peters Roger W.
Donaldson Richard L.
Fleming Michael R.
Grossman Rene E.
Hollander James F.
Ray Gopal C.
LandOfFree
Pin selectable multi-mode processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pin selectable multi-mode processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pin selectable multi-mode processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2265998