Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1997-11-18
2000-02-22
Chauhan, Ulka J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345507, 348716, G06F 1206
Patent
active
060286121
ABSTRACT:
A method of a storing a picture in a memory such that bandwidth can be reduced when retrieving an array portion of the picture from the memory, and a memory architecture are disclosed. The memory is subdivided into a plurality of words for storing a picture having rows and columns. The picture is partitioned into two or more stripes each having a predetermined number of columns. The number of bytes in one row of one stripe is equal to the number of bytes in one word, for storing the data in one row of a stripe in one word. For the case of progressive video sequences or images the memory is organized in frame structure. For the case of interlaced video sequences or images, the memory is organized in field structure. For a frame picture to be stored in a frame organized memory or a field picture to be stored in a field organized memory, the data in the first row of one of the stripes is stored in a first word. The data in each subsequent row of the stripe is stored in a word having a word address adjacent and subsequent to the word storing the data of the directly preceding row. For a frame picture to be stored in a field organized memory, the odd rows are stored together according the above mapping scheme in a first memory buffer, and the even rows are stored together according to the above mapping scheme in a second memory buffer.
REFERENCES:
patent: 5510857 (1996-04-01), Kopel et al.
patent: 5579052 (1996-11-01), Artieri
patent: 5581310 (1996-12-01), Vinekar et al.
patent: 5675387 (1997-10-01), Hoogenboom et al.
patent: 5754234 (1998-05-01), Kitsuki et al.
patent: 5790712 (1998-08-01), Fandrianto et al.
patent: 5850483 (1998-12-01), Takabatake et al.
patent: 5859651 (1999-01-01), Potu
patent: 5874995 (1999-02-01), Naimpally et al.
patent: 5880786 (1999-03-01), Okku et al.
patent: 5920352 (1999-07-01), Inoue
patent: 5936670 (1999-08-01), Frencken
Balakrishnan Jeyendran
Owen Jefferson E.
Carlson David V.
Chauhan Ulka J.
Galanthay Theodore E.
Jorgenson Lisa K.
STMicroelectronics Inc.
LandOfFree
Picture memory mapping to minimize memory bandwidth in compressi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Picture memory mapping to minimize memory bandwidth in compressi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Picture memory mapping to minimize memory bandwidth in compressi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-524378