Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
1997-12-16
2001-05-15
Chow, Dennis-Doon (Department: 2675)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S099000, C345S095000, C345S103000, C345S098000
Reexamination Certificate
active
06232940
ABSTRACT:
FIELD OF THE INVENTION AND RELATED ART
The present invention relates to a display apparatus and particularly an apparatus for controlling transfer of picture data, i.e., for effecting optimum data signal transfer to a data line driver for supplying data signals to data lines.
In a flat panel display (hereinafter called “FPD”) as an example of a display apparatus comprising scanning lines and data lines arranged in a matrix form to provide a display panel and applying scanning signals and data signals thereto to display a picture, it has been necessary to collectively transfer picture data for one line (scanning line) since the display of FPD is performed according to a line-sequential scanning scheme, or a point-sequential scanning scheme wherein a plurality of pixels on a selected line are time-serially selected and driven for determination of a display state during one-line selection period. More specifically, in a conventional type of display, a data side (segment) driver is required to transfer display data for all the number of bits in synchronism with the frame frequency.
FIG. 15
is a block diagram of a system for effecting a conventional scheme of data transfer. Referring to
FIG. 15
, the system includes a liquid crystal display panel
1
, a plurality of segment drivers (data line drivers)
2
, a plurality of common drivers (scanning line driver)
3
, segment bus boards
4
, a common bus board
5
, a liquid crystal driver controller
6
, a picture data bus
7
, a clock signal line
8
, a latch signal line
9
, a cascade input signal line
10
, a segment control line (including a power supply line)
11
and a common control line (including a power supply line)
12
.
Further,
FIG. 16
is a block diagram for illustrating the connection of segment drivers in such a conventional data transfer system. Referring to
FIG. 16
, respective segment drivers
21
,
22
,
23
, . . . are supplied with picture data ID (
0
:
7
) from the picture data bus
7
, clock signals from the clock signal line
6
and LATCH signals from the latch signal line
9
.
On the other hand, a first segment driver
21
is connected in cascade with the cascade input signal line
10
and is supplied with a cascade input signal SDI from the controller
6
through the cascade input signal line
10
(other control lines being connected as input lines but omitted from showing here). Further, the first segment driver
21
is designed to output a cascade output signal SDO
1
at a prescribed time after receiving the cascade input signal SDI from the controller
6
.
The cascade output signal SDO
1
is inputted to a second segment driver
22
, which outputs a cascade output signal SDO
1
at a prescribed time thereafter. Further, the cascade output signal SDO
2
is inputted to a third segment driver
22
, which outputs a cascade output signal SDO
3
at a prescribed time thereafter.
Picture data supplied to the segment drivers
2
is transferred in a width of 8 bits (8 bit parallel), and the picture data for all the drivers is serially transferred, as illustrated in a time chart shown in FIG.
17
. In synchronism with transfer of first data d
0
-d
7
among the picture data, the cascade input signal SDI is made high (“H”) for one cycle period of the clock signal.
Based on “H” of the first cascade input signal SDI, the first segment driver
21
samples picture data and simultaneously counts the number of clock signals by an internal control circuit
2
A therein as shown in FIG.
18
. In this prior art example, each segment driver (
21
,
22
or
23
) has 160 output pins, so that picture data for one scanning line drive period for one segment driver (
21
,
22
or
23
) is completed by sampling 160 bits of picture data, i.e., 8 bit width picture data×20 clock signals.
Accordingly, when 20 clock signals are counted, the data sampling by the first segment driver is completed, and the cascade output signal SDO
1
is made high (H) for one cycle period of clock signal. Then, by “H” of the cascade output signal SDO
1
, the second segment driver
22
samples picture data, and thereafter based on “H” of the cascade output signal SDO
2
, the third segment driver
23
samples picture data.
As described above, picture data ID
0
-ID
159
are stored in the first segment drive
21
; picture data ID
160
-ID
319
are stored, in the second segment driver
22
, and picture data ID
320
-ID
479
are stored in the third segment driver, whereby picture data for one scanning line drive period is completed.
On the other hand, in a display apparatus based on such a conventional data transfer scheme, the segment drivers are required to collectively transfer all the number of bits of picture data for one scanning line in synchronism with the frame frequency as described above. Now, in order to collectively effect data transfer of all the number of bits for one scanning line, the liquid crystal drive controller as the picture data transfer control means is required to include at least a number of registers corresponding to all the number of bits for one scanning line, i.e., 160 times the number of segment drivers in the example of FIG.
18
.
However, as the volume of transfer picture data is increased accompanying development of a larger picture area (screen size), a higher resolution and an increased number of colors of display apparatus, the processing load on the liquid crystal drive controller is liable to be increased in the case of collectively transferring picture data for one scanning line. Further, even in the case where picture data transfer is desired to be interrupted based on a demand of a controller or a system including the controller, it has been necessary to wait until the completion of picture data transfer for one scanning line. Further, in the case of cascade connection between the segment drivers, if a noise is carried into an SDI signal, all the drivers are liable to cause mal-function.
SUMMARY OF THE INVENTION
Accordingly, a principal object of the present invention is to provide a display apparatus capable of reducing the processing load on a picture data transfer controller side at the time of picture data transfer and also capable of preventing mal-function due to noise.
Another object of the present invention is to provide a picture data transfer control apparatus allowing such a display apparatus.
According to the present invention, there is provided a display apparatus, comprising: a display panel comprising scanning lines and data lines arranged in a matrix form, and drive means for applying scanning signals and data signals to the scanning lines and data lines, respectively, so as to display a picture on the display panel; said drive means including:
a plurality of data line drivers disposed so as to apply data signals to the data lines, and
picture data transfer control means for transferring picture data for one scanning line drive period to the plurality of data line drivers,
said picture data transfer control means further including means for supplying a signal for setting a period for intermission of picture data transfer during a period for transferring said picture data for one scanning line drive period to the plurality of data lines.
According to another aspect of the present invention, there is provided a drive control apparatus for a display apparatus of the type comprising a display panel comprising scanning lines and data lines arranged in a matrix form, and drive means for applying scanning signals and data signals to the scanning lines and data lines, respectively, said drive means including a plurality of data line drivers disposed so as to apply data signals to the data lines; said drive control apparatus comprising:
picture data transfer control means for transferring picture data for one scanning line drive period to the plurality of data line drivers,
said picture data transfer control means further including means for supplying a signal for setting a period for intermission of picture data transfer during a period for transferring said picture data for one scanning line drive period to the
Mizutome Atsushi
Ohno Tomoyuki
Awad Amr
Canon Kabushiki Kaisha
Chow Dennis-Doon
Fitzpatrick ,Cella, Harper & Scinto
LandOfFree
Picture data transfer control apparatus and display apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Picture data transfer control apparatus and display apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Picture data transfer control apparatus and display apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2519045