Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead
Reexamination Certificate
2006-08-01
2006-08-01
Wilczewski, Mary (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
C257S618000, C257S750000, C257S758000
Reexamination Certificate
active
07084497
ABSTRACT:
Disclosed is a layer to electrically connect targets during a circuit edit of an integrated circuit and systems and methods for forming the layer. The layer contains a conductive material, such as gold or another metal, which has been physically deposited by sputtering, thermal evaporation, and other physical deposition technique.
REFERENCES:
patent: 4632724 (1986-12-01), Chesebro et al.
patent: 4650744 (1987-03-01), Amano
patent: 4732646 (1988-03-01), Elsner et al.
patent: 5064498 (1991-11-01), Miller
patent: 5268065 (1993-12-01), Grupen-Shemansky
patent: 5438166 (1995-08-01), Carey et al.
patent: 5838625 (1998-11-01), Cutter et al.
patent: 5840627 (1998-11-01), Huggins
patent: 5844295 (1998-12-01), Tsukude et al.
patent: 5904486 (1999-05-01), Livengood et al.
patent: 5948217 (1999-09-01), Winer et al.
patent: 5952247 (1999-09-01), Livengood et al.
patent: 5976980 (1999-11-01), Livengood et al.
patent: 6020746 (2000-02-01), Livengood
patent: 6150718 (2000-11-01), Livengood et al.
patent: 6153891 (2000-11-01), Livengood
patent: 6159753 (2000-12-01), Winer et al.
patent: 6159754 (2000-12-01), Li et al.
patent: 6228186 (2001-05-01), Pavate et al.
patent: 6255124 (2001-07-01), Birdsley
patent: 6277659 (2001-08-01), Goruganthu et al.
patent: 6309897 (2001-10-01), Livengood
patent: 6323511 (2001-11-01), Marsh
patent: 6376919 (2002-04-01), Li et al.
patent: 6566681 (2003-05-01), Lackey et al.
patent: 0 295 065 (1988-12-01), None
patent: 56-46534 (1981-04-01), None
patent: 59-44827 (1984-03-01), None
patent: 1-119037 (1989-05-01), None
Chemistry: Webelements Periodic Table.
Paul Winer, “IC Failure Analysis, E-Beam Tutorial”, International Reliability and Physics Symposium, 1996; pp. 1-43.
Scott Silverman, “Laser Micromechanical Technology Enables Real-Time Editing of First-Run Silicon”, Solid State Technology, Sep. 1996; 5 pgs.
Ann N. Campbell, “Fault Localization with the Focused Ion Beam (FIB) System”, in Microelectronic Failure Analysis, ASM / International, 1996; pp. 179-187.
Blakely , Sokoloff, Taylor & Zafman LLP
Lewis Monica
Wilczewski Mary
LandOfFree
Physically deposited layer to electrically connect circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physically deposited layer to electrically connect circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physically deposited layer to electrically connect circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629376