Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Rendering selected devices operable or inoperable
Reexamination Certificate
2002-04-05
2004-02-17
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Rendering selected devices operable or inoperable
C438S004000, C438S014000, C438S598000
Reexamination Certificate
active
06692995
ABSTRACT:
BACKGROUND
1. Field
Embodiments of the present invention relate to modification of an integrated circuit during a circuit edit. More particularly, the embodiments relate to a system and method for physically depositing an electrically conductive layer to connect circuit edit connection targets in an integrated circuit, and to an integrated circuit containing the layer.
2. Background Information
Newly designed integrated circuits often contain bugs due to errors in the circuit design. A bug represents a portion of an integrated circuit that does not function properly or as desired. A process known as debugging is used to extensively test a fabricated integrated circuit in order to detect and identify these bugs. After a bug is identified, the design of the integrated circuit is modified to eliminate the bug so that the bug will not be formed in subsequently manufactured integrated circuits. By this process of identifying bugs and correcting the design to remove the identified bugs, a final fully-functional integrated circuit design may be obtained and used to mass produce integrated circuits.
Circuit edits are commonly performed during the debugging process so that the debugging process may continue with the affects of the known bug neutralized. A circuit edit involves modifying a previously fabricated integrated circuit having a known bug in order to correct the bug. As an example, once a bug based on a missing connection between interconnect lines is identified, a circuit edit may be performed wherein a layer is deposited by Chemical Vapor Deposition (CVD) in order to connect the two interconnect lines and thereby kill the bug. In this way, the circuit edit may allow a temporary electrical connection to be established between the circuits so that further integrated circuit testing may be performed as if that particular bug never existed. The circuit edit approach is generally regarded as faster and less costly to implement compared with tapeout of a new mask layer and re-fabricating integrated circuits for each identified bug.
FIG. 1
illustrates a CVD layer
160
formed during a circuit edit of the integrated circuit
100
. The layer
160
connects a first interconnect
140
A and a second interconnect
140
B. This connection allows exchange of electrical signals between devices formed within doped regions
120
A-B through vias
130
A-B, the interconnects
140
A-B, and the CVD connection layer
160
. Such exchange of electrical signals would not be possible without the layer, due to the dielectric region
150
. Accordingly, the layer provides an electrical connection between the first and second doped regions that was not present initially.
The CVD connection layer is formed by milling down through the dielectric to expose the interconnects, depositing gaseous tungsten hexacarbonyl W(CO)
6
on and between the exposed interconnects, and then releasing the tungsten atoms from the hexacarbonyl precursor compounds by transferring sufficient energy with a Focused Ion Beam (FIB) to break the tungsten free from the precursor compounds and disperse the precursor to allow deposition of the tungsten. Among the problems associated with layers formed by this process include incomplete removal of the organic precursor compounds.
FIG. 2
shows a sample of material
200
taken from the layer
160
. As expected, the sample contains primarily tungsten
210
. However, the sample additionally contains other non-tungsten impurities that cause the sample to have a poor electrical conductivity. Organic precursor residuals
220
are one prevalent form of impurity. In this particular example, the organic precursor residuals may include unconverted tungsten hexacarbonyl or carbonyl groups that have failed to disperse. The organic precursor residuals contain carbon that contributes an electrical resistance to the sample. Voids
230
such as bubbles may also be present due to FIB conversion of the layer. Other impurities
240
may also be present and may include derivatives of the organic precursors that have formed under the harsh conditions present during FIB conversion of the organometallic layer.
One significant problem with the impurities is increased electrical resistance. Each of these species provides a significantly greater electrical resistance than tungsten. Depending upon the amount of such impurities, the layer may have an electrical resistivity that may be greater than 160 micro Ohms centimeter, greater than 200 micro Ohms centimeter, or even higher. This is between about 30-35 times the resistivity of pure tungsten, which is about 5.5 micro Ohms centimeters. Such electrical resistances are not desired, particularly when a connection is to be made between interconnects that are spaced widely apart, because the resistances can significantly diminish the electrical signals.
REFERENCES:
patent: 4632724 (1986-12-01), Chesebro et al.
patent: 4650744 (1987-03-01), Amano
patent: 4732646 (1988-03-01), Elsner et al.
patent: 4868068 (1989-09-01), Yamaguchi et al.
patent: 4900695 (1990-02-01), Takahashi et al.
patent: 5064498 (1991-11-01), Miller
patent: 5268065 (1993-12-01), Grupen-Shemansky
patent: 5438166 (1995-08-01), Carey et al.
patent: 5838625 (1998-11-01), Cutter et al.
patent: 5840627 (1998-11-01), Huggins
patent: 5844295 (1998-12-01), Tsukude et al.
patent: 5904486 (1999-05-01), Livengood et al.
patent: 5948217 (1999-09-01), Winer et al.
patent: 5952247 (1999-09-01), Livengood et al.
patent: 5976980 (1999-11-01), Livengood et al.
patent: 6020746 (2000-02-01), Livengood
patent: 6150718 (2000-11-01), Livengood et al.
patent: 6153891 (2000-11-01), Livengood
patent: 6159753 (2000-12-01), Winer et al.
patent: 6159754 (2000-12-01), Li et al.
patent: 6210540 (2001-04-01), Hichwa
patent: 6211527 (2001-04-01), Chandler
patent: 6228186 (2001-05-01), Pavate et al.
patent: 6255124 (2001-07-01), Birdsley
patent: 6277659 (2001-08-01), Goruganthu et al.
patent: 6309897 (2001-10-01), Livengood
patent: 6323511 (2001-11-01), Marsh
patent: 6376919 (2002-04-01), Li et al.
patent: 6566681 (2003-05-01), Lackey et al.
patent: 0 295 065 (1988-12-01), None
patent: 56-46534 (1981-04-01), None
patent: 59-44827 (1984-03-01), None
patent: 1-119037 (1989-05-01), None
Paul Winer, “IC Failure Analysis, E-Beam Tutorial”, International Reliability and Physics Symposium, 1996; pp. 1-43.
Scott Silverman, “Laser Micromechanical Technology Enables Real-Time Editing of First-Run Silicon”, Solid State Technology, Sep. 1996; 5 pgs.
Ann N. Campbell, “Fault Localization with the Focused Ion Beam (FIB) System”, in Microelectronic Failure Analysis, ASM/International, 1996; pp. 179-187.
Brophy Jamie L.
Zarabian Amir
LandOfFree
Physically deposited layer to electrically connect circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physically deposited layer to electrically connect circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physically deposited layer to electrically connect circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3336458