Physical parameter balancing of circuit islands in integrated ci

Details Physical parameter balancing of circuit islands in integrated ci Physical parameter balancing of circuit islands in integrated ci

1986-01-03

1989-01-31

Lall, Parshotam S.

Boots, shoes, and leggings

307219, 307500, 364488, 36457101, G06F 1560

Patent

active

048020990

ABSTRACT:
Balancing values of physical parameters such as temperature between used and unused circuit islands, in a fault bypass wafer circuit module, is done by mandating circuit exercise within each island considered critical. Within individual exercise islands, thermostats control heaters, or other physical parameter reporting means control transducers to return the physical parameter to nominal values. Heavily exercised operational islands and unexercised faulty or good redundant islands, which could develop destructive thermal gradients and resulting operational or connection failures. To eliminate such physical gradients, circuit exercise is mandated in all circuit islands which receive no ordinary circuit exercise, simply to maintain physical balance. Temperature is the physical parameter of primary concern, but physical parameters include piezoelectric effects, capacitance, inductance, magnetism, radiation effects and voltage, as well as other physical parameters which may be related or derivative. Each island of concern as a critical exercise island is equipped with physical parameter balancing means, comprising a physical parameter sensor and transducer controlled by the sensor to alter that physical parameter. The physical parameter may be measured, may be detected at a threshold, or may be calculated by interference from exercise event counts. The counts may be taken externally in a computer, or internally by configuring an event counter within the electronics of the island. An interposer and a conductive liquid for combined electrical and heat distribution are options.

REFERENCES:
patent: 3858120 (1974-12-01), Lorteije
patent: 3879839 (1975-04-01), Logue
patent: 3984860 (1976-10-01), Logue
patent: 4034356 (1977-07-01), Howley et al.
patent: 4222090 (1980-09-01), Jaffe
patent: 4561006 (1985-12-01), Currie
patent: 4654752 (1987-03-01), Kyle
patent: 4689658 (1987-08-01), Akasaki et al.
J. C. Logue, W. J. Kleinfelder, P. Lowy, J. R. Moulic and W-W. Wu, "Techniques for Improving Engineering Productivity of VLSI Designs", IBM Journal of Research and Development, vol. 25, Nos. 2-3, pp. 106-115, May 1981.
J. Graeme, "Electronic Thermometers", Designing with Operational Amplifiers, McGraw-Hill, NY, 1977, Section 9.5, pp. 254-257.
"Semiconductor Packaging Using Chip Mate Concept with Dual Inline Package (Dip) for Bonded Vias, Terminals and Reflowed Solder Pads and Using Chip Carrier for Reflowed Solder Pads and Bonded Terminals", by R. F. Collier, Jr., IBM Technical Disclosure Bulletin, vol. 27, No. 11, Apr. 1985, pp. 6507-6509.
"Fluid Assembly for High Speed Chip Cooling", by J. M. Eldridge & K. E. Petersen, IBM Technical Disclosure Bulletin, vol. 26, No. 2, Jul. 1983, p. 841.

Affiliated with

Also associated with

Rating

Physical parameter balancing of circuit islands in integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Physical parameter balancing of circuit islands in integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical parameter balancing of circuit islands in integrated ci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-182231