Physical layer device having an analog serdes pass through mode

Details Physical layer device having an analog serdes pass through mode Physical layer device having an analog serdes pass through mode

2007-08-21

2009-02-03

Deppe, Betsy L (Department: 2611)

Pulse or digital communications

Transceivers

C375S259000, C341S100000, C341S101000

Reexamination Certificate

active

07486721

ABSTRACT:
A physical layer device (PLD) includes a first serializer-deserializer (SERDES) device and a second SERDES device. Each SERDES device includes an analog portion with a serial port that is configured to communicate serial data with various network devices, and a digital portion that is configured to communicate parallel data with other various network devices. The PLD includes a first signal path that is configured to route serial data signals between the analog portions of the SERDES devices, bypassing the digital portions of the SERDES devices. Therefore, the SERDES devices can directly communicate serial data without performing parallel data conversion. A second signal path is configured to route recovered clock and data signals between the analog portions of the SERDES devices, but still bypassing the digital portions of the SERDES devices. The recovered clock and data signals are then regenerated before being transmitted over a network device.

REFERENCES:
patent: 4862452 (1989-08-01), Milton et al.
patent: 5095308 (1992-03-01), Hewitt
patent: 5577023 (1996-11-01), Marum et al.
patent: 5768301 (1998-06-01), Dreyer et al.
patent: 5790946 (1998-08-01), Rotzoll
patent: 5907553 (1999-05-01), Kelly et al.
patent: 6026494 (2000-02-01), Foster
patent: 6065073 (2000-05-01), Booth
patent: 6215764 (2001-04-01), Wey et al.
patent: 6393050 (2002-05-01), Liu
patent: 6418558 (2002-07-01), Roberts et al.
patent: 6442142 (2002-08-01), Bar-Niv
patent: 6459393 (2002-10-01), Nordman
patent: 6487214 (2002-11-01), Bachar
patent: 6516352 (2003-02-01), Booth et al.
patent: 6678728 (2004-01-01), Uppunda et al.
patent: 6691233 (2004-02-01), Gannage et al.
patent: 6697368 (2004-02-01), Chang et al.
patent: 6735244 (2004-05-01), Hasegawa et al.
patent: 6819760 (2004-11-01), Nayler
patent: 6868088 (2005-03-01), Gibson et al.
patent: 6894602 (2005-05-01), Browning
patent: 7020728 (2006-03-01), Jones et al.
patent: 7024489 (2006-04-01), Aviles
patent: 7027459 (2006-04-01), Fukui et al.
patent: 7054309 (2006-05-01), Hoot et al.
patent: 7119701 (2006-10-01), Browning
patent: 7127624 (2006-10-01), Berman et al.
patent: 7149397 (2006-12-01), Popovic et al.
patent: 7203174 (2007-04-01), Huff
patent: 7257169 (2007-08-01), Shahar et al.
patent: 2002/0019954 (2002-02-01), Tran
patent: 2002/0023234 (2002-02-01), Berman et al.
patent: 2002/0089972 (2002-07-01), Chang et al.
patent: 2003/0179709 (2003-09-01), Huff
patent: 2003/0179710 (2003-09-01), Huff
patent: 2003/0179711 (2003-09-01), Huff
patent: 2003/0179771 (2003-09-01), Chan et al.
patent: 2003/0179816 (2003-09-01), Huff et al.
patent: 2003/0223469 (2003-12-01), Deng
patent: 2004/0017815 (2004-01-01), Huff
patent: 2005/0111531 (2005-05-01), Booth et al.
patent: 2005/0196119 (2005-09-01), Popovic et al.
patent: 2007/0022310 (2007-01-01), Berman et al.
patent: 0 573 204 (1993-12-01), None
patent: 0 856 975 (1998-08-01), None
patent: 0 856 975 (1998-08-01), None
patent: 0 963 080 (1999-12-01), None
patent: WO 00/59176 (2000-10-01), None
patent: WO 00/59176 (2000-10-01), None
patent: WO 01/47159 (2001-06-01), None
patent: WO 03/081785 (2003-10-01), None
Search Report for European App. No. EP 03006503, dated Sep. 29, 2003, 3 pgs.
BCM5411 10/100/1000 Base-T Transceiver Product Brief, Broadcom Corporation, 2 pages, Copyright 2001.
XP000502465: “Power Management Method for Portable Personal Computer with Modem”, vol. 38, No. 2, Feb. 1995.
International Search Report from PCT Application No. PCT/US03/08684, filed Mar. 21, 2003, 7 pages (mailing date of search report—Jul. 28, 2003).
10 Gigabit Ethernet Technology Overview White Paper, Revision 1.0, 10GEA: 10 Gigabit Ethernet Alliance, pp. 1-21 (May 2001).
Design Considerations for Next Generation LAN and SAN Gigabit Ethernet Switches, Cicada Semiconductor and SwitchCore Corp., pp. 1-13 (Jun. 2001).
Copy of European Search Report from European Patent Application No. 03006505, 3 pages, dated Sep. 29, 2003.
Complex programmable logic device, online at http://en.wikipedia.org/wiki/CPLD, 2 pages, last modified Jul. 1, 2007.
European Search Report dated Aug. 9, 2007 for Appl. No. 04001941.6, 3 pages.

Affiliated with

Also associated with

Rating

Physical layer device having an analog serdes pass through mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Physical layer device having an analog serdes pass through mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical layer device having an analog serdes pass through mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4069491