Boots – shoes – and leggings
Patent
1995-11-20
1999-06-01
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, G06F 1750
Patent
active
059093765
ABSTRACT:
A process for implementation on a programmed digital computer includes providing a placement of clusters of cells which are assigned to regions on an integrated circuit chip, and combining the regions to form region groups. The region groups collectively constitute a "jiggle" which resembles a sieve. The clusters in each region group are re-assigned to the regions in the region group. The regions are recombined to form different region groups (a different jiggle), and the clusters in each different region group are re-assigned to the regions in the different region group. These steps are repeated using at least two, preferably four different jiggles, until an end criterion is reached. Then, the regions and clusters are hierarchically subdivided, and the process is repeated for each hierarchical level until the clusters have been reduced to individual cells. The regions of the region groups at each level are contiguous, and the region groups overlap, such that a cluster can be moved from any region to any other region on the chip by sufficient repetition of the assignment step using alternating jiggles.
REFERENCES:
patent: 4701778 (1987-10-01), Aneha et al.
patent: 5051917 (1991-09-01), Gould et al.
patent: 5490419 (1996-02-01), Rostoker et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5513119 (1996-04-01), Moore et al.
patent: 5566078 (1996-10-01), Ding et al.
patent: 5699265 (1997-12-01), Scepanovic et al.
Sun et al. ("Efficient and effective placement for very large circuits", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 3, pp. 349-359, Mar. 1995).
Byrne, R. Et al. ("Distributed system for VLSI layout compaction", IEE Proceedings--Computers and Digital Techniques, vol. 141, No. 1, Jan. 1994, pp. 49-56).
Chalasani, R. P. Et al. ("Parallel computing for network optimization: a cluster-based approach for the dual transshipment problem", IEEE Comput. Soc. Press, Proceedings of the Seventh IEEE Symposium on Parallel and Distributed Processing, Oct. 25, 1995.
Mohanadi, A.H.A. ("Concurrent placement algorithm and floor planning based on Occam and the trsputer technology", IEEE, Proceedings of the 1994 IEEE Southeastcon '94: Creative Technology Transfer- A Global Affairs, Apr. 10, 1994, pp. 123-127).
Pao, D.C.W.. ("Parallel implementation of simulated annealing using transaction processing: a preliminary study", IEEE, Proceedings of the 1994 IEEE Region 10's Ninth Annual International Conference, vol. 1, Aug. 22, 1994, pp. 72-76).
Klanhans et al., "Gordian: VLSI Placement by Quadric Programming and Slicing Optimization", IEEE Trans. on CAD, pp. 356-365, 1991.
Sun et al., "A Loosely Coupled Parallel Algorithm for Standard Cell Placement", Proceedings of IEEE/ACM IC-CAD Conference, pp. 137-144, 1994.
Sechan et al., "An Improved Simulated Annealing Algorithm for Row-Based Placement", Proceedings of the IEEE Conference on CAD, pp. 478-481, 1987.
Fiduccia et al., "A Linear Time Heuristics for Improving Network Partitions", Proc. of the 19th DAC, pp. 175-181, 1992.
Aleshin Stanislav V.
Andreev Alexander E.
Koford James S.
Kudryavtsev Valeriy B.
Podkolzin Alexander S.
Kik Phallaka
LSI Logic Corporation
Teska Kevin J.
LandOfFree
Physical design automation system and process for designing inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical design automation system and process for designing inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical design automation system and process for designing inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-959324