Boots – shoes – and leggings
Patent
1995-11-20
1998-01-27
Teska, Kevin J.
Boots, shoes, and leggings
364491, G06F 1750
Patent
active
057127930
ABSTRACT:
A computer implemented method for generating and placing clusters of cells for integrated circuit design includes providing a netlist including cells, and nets of wires interconnecting the cells. A metric is specified for measuring distance between cells as a function of netlist interconnections. A length of a net is the number of cells interconnected by said net minus one, and a distance between two cells is a sum of lengths of nets that provide a shortest path between the cells. A maximum cluster size criterion, such as maximum distance of a cell from the center of a cluster, is specified to provide a desired amount of overlap between clusters. Clusters of cells are generated, each cluster being generated by designating one of the cells as the center, processing the netlist using the metric to determine distances of cells from the center, and assigning cells having progressively increasing distances from the center to the cluster until the maximum cluster size criterion is reached. Affinities between pairs of clusters are calculated, and the clusters are placed using force directed placement or other methodology based on the affinities.
REFERENCES:
patent: 4626966 (1986-12-01), Yamada et al.
patent: 5191542 (1993-03-01), Murofushi
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5359538 (1994-10-01), Hui et al.
patent: 5398195 (1995-03-01), Kim
patent: 5513119 (1996-04-01), Moore et al.
H. Onodera et al.; A Block Placement Procedure Using A Force Model; 1990 Scripta Technica, Inc., pp. 87-96.
K. Ueda et al.; CHAMP: Chip Floor Plan For Hierarchical VLSI Layout Design;1985 IEEE, vol. CAD-4 No. 1 pp. 12-22.
N.R. Quinn, Jr. et al.; A Forced Directed Component Placement Procedure For Printed Circuit Boards; 1979 IEEE; pp. 377-388.
C. Sechen et al.; An Improved Simulated Annealing Alogorithm For Row-Based Placement; 1989 IEEE; pp.478-481.
C.M. Fiduccia et al.; A Linear-Time Heuristic For Improving Network Partitions; 1982 IEEE, Paper 13.1; pp. 175-181.
Aleshin Stanislav V.
Andreev Alexander E.
Koford James S.
Kudryvavtsev Valeriy B.
Podkolzin Alexander S.
Garbowski Leigh Marie
LSI Logic Corporation
Teska Kevin J.
LandOfFree
Physical design automation system and process for designing inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical design automation system and process for designing inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical design automation system and process for designing inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-347186