Photonic serial digital-to-analog converter employing a...

Coded data generation or conversion – Analog to or from digital conversion – Using optical device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S431000

Reexamination Certificate

active

06873273

ABSTRACT:
A serial photonic digital-to-analog converter employs a heterojunction thyristor device configured for optically-controlled sampling/switching to convert a digital word encoded by a serial digital optical data signal (e.g., serial optical bit stream) into a corresponding analog electrical signal. A voltage reference is operably coupled to the electrical input terminal of the heterojunction thyristor device. The voltage reference cooperates with the heterojunction thyristor device to sequentially generate at its electrical output terminal a voltage signal representing contribution of each bit of the digital word encoded in the serial digital optical data signal. A summing network is operably coupled to the electrical output terminal of the device. The summing network sequentially sums contribution of the voltage signal over the sequence of bits to produce an analog electrical signal corresponding to the digital word for output therefrom. Preferably, the summing network includes an adding node, sample and hold circuit, and a feedback path between the sample and hold circuit and the adding node. In addition, the voltage reference preferably supplies a voltage level corresponding to the maximum voltage level of the analog electrical signal divided by 2(N−1), where N is the number of bits in said digital word, and the feedback path comprises an amplifier that amplifies output of the sample and hold circuit by a factor of 2.

REFERENCES:
patent: 3919656 (1975-11-01), Sokai et al.
patent: 4424525 (1984-01-01), Mimura
patent: 4658403 (1987-04-01), Takiguchi et al.
patent: 4683484 (1987-07-01), Derkits, Jr.
patent: 4806997 (1989-02-01), Simmons et al.
patent: 4814774 (1989-03-01), Herczfeld
patent: 4827320 (1989-05-01), Morkoc et al.
patent: 4829272 (1989-05-01), Kameya
patent: 4899200 (1990-02-01), Shur et al.
patent: 4949350 (1990-08-01), Jewell et al.
patent: 5010374 (1991-04-01), Cooke et al.
patent: 5105248 (1992-04-01), Burke et al.
patent: 5202896 (1993-04-01), Taylor
patent: 5337328 (1994-08-01), Lang et al.
patent: 5386128 (1995-01-01), Fossum et al.
patent: 5422501 (1995-06-01), Bayraktaroglu
patent: 5436759 (1995-07-01), Dijaili et al.
patent: 5698900 (1997-12-01), Bozada et al.
patent: 6031243 (2000-02-01), Taylor
patent: 6043519 (2000-03-01), Shealy et al.
patent: 6100831 (2000-08-01), Frankel
patent: 6531826 (2003-03-01), Ohno et al.
patent: 20020067877 (2002-06-01), Braun et al.
10-Gb/s High-Speed Monolithically Integrated Photoreceiver Using InGaAs p-I-n PD and Planar Doped InA1As/InGaAs HEMT'sby Y. Akahori et al., IEEE Photonics Technology Letters, vol. 4, No. 7, Jul. 1992.
10-Gbit/s InP-Based High-Performance Monolithic Photoreceivers Consisting of p-i-n Photodiodes and HEMT'sby Kiyoto Takahata et al., IEICE Trans. Electron., vol. E83-C, No. 6, Jun. 2000.
10 Ghz Bandwidth Monolithic p-i-n Modulation-Doped Field Effect Transistor Photoreceiverby N.K. Dutta et al., Appl. Phys. Lett., vol. 63, No. 15, Oct. 11, 1993.
20 Gbit/s Long Wavelength Monolithic Integrated Photoreceiver Grown on GaAsby V. Hurm et al., Electronic Letters, vol. 33, No. 7, Mar. 27, 1997.
Heterojunction Field-Effect Transistor(HFET) by G.W. Taylor et al., Electronics Letters, vol. 22, No. 15, pp. 784-786, Jul. 17, 1986.
High Temperature Annealing of Modulation Doped GaAs/A1GaAs Heterostructures for FET Applicationsby H. Lee et al., 1983 IEEE/Cornell Conf. On High-Speed Semiconductor Devices & Ckts, 8/83.
Monolithic Integrated Optoelectronic Circuitsby M. Berroth et al., 0-7803-2442-0-8/95 IEEE, 1995.
Physical Layer Solution for Very Short Reach Applications Utilizing Parallel Opticsby Steve Ahart, Agilent Technologies, ONIDS 2002.
Parallel Optics: the Solution for High-Speed Interconnectsdownloaded from www.paralleloptics.org, Dec. 2000, updated Apr., May, Jul., Sep., Nov. 2001 and Jan., Apr. and Jul. 2002.
Submicrometre Gate Length Scaling of Inversion Channel Heterojunction Field Effect Transistorby P.A. Kiely et al., Electronics Letters, vol. 30, No. 6, Mar. 17, 1994.
Theoretical and Experimental Results for the Inversion Channel Heterostructure Field Effect Transistorby G.W. Taylor et al., IEE Proceedings-G, vol. 140, No. 6, Dec. 1993.
“Photodetectors for 1.3 um and 1.55 um wavelengths using SiGe undulating MQW's on SOI substrates”; Dan-Xia Xu, Siegfried Janz, Hugues Lafontaine, Matthew R. T. Pearson; Institute for Microstructural Sciences, National Research Council, Ottawa, Canada; Jan., 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Photonic serial digital-to-analog converter employing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Photonic serial digital-to-analog converter employing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Photonic serial digital-to-analog converter employing a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3413154

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.