Phase scatter detection and reduction circuit and method

Details Phase scatter detection and reduction circuit and method Phase scatter detection and reduction circuit and method

1985-01-29

1986-09-30

Griffin, Robert L.

Pulse or digital communications

Repeaters

Testing

360 65, 333 28R, H03H 740

Patent

active

046150374

ABSTRACT:
Apparatus and method for phase scatter detection and reduction in a digital signal transmitted over a channel, for example a magnetic recording and reproducing channel. The transmitted signal is equalized to compensate for a non-constant amplitude response and/or non-linear phase response of the channel. A bit synchronization circuit, employing a controllable frequency reference clock signal generator and a digital phase detector, provides a reference clock synchronized with the transmitted data. The amount of phase scatter in the equalized signal is determined by monitoring the switching frequency of the phase detector. The equalizer may be adjusted to minimize that frequency, thereby reducing phase scatter.

REFERENCES:
patent: 3048664 (1957-10-01), Drukey
patent: 3305798 (1967-02-01), Rappeport
patent: 3335223 (1967-08-01), Johnnesson et al.
patent: 3564160 (1971-02-01), Temes
patent: 3573667 (1971-04-01), Kao
patent: 4110798 (1978-08-01), Miller et al.
patent: 4229822 (1980-10-01), Bench
patent: 4263624 (1981-04-01), Gundry
patent: 4296445 (1981-10-01), Schowe, Jr.
patent: 4453256 (1984-06-01), Ryn
patent: 4459698 (1984-07-01), Yumoto et al.
Schneider "Adaptive Read Signal Equalizer" IBM Technical Disclosure Bulletin, vol. 17, No. 9, Feb. 1975, pp. 2250-2252.

Affiliated with

Also associated with

Rating

Phase scatter detection and reduction circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase scatter detection and reduction circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase scatter detection and reduction circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-988317