Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2011-03-15
2011-03-15
Pascal, Robert (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S00100A, C331S1170FE, C331S057000, C331S185000
Reexamination Certificate
active
07907018
ABSTRACT:
A phase noise minimization circuit is disclosed, to be used in a voltage-controlled oscillator (VCO) circuit embedded in a feedback system. The phase noise minimization circuit includes a noise power meter to analyze the control voltage fed into the VCO by the feedback system and determine its voltage noise power. Since the VCO is controlled by the feedback system, the control voltage noise power is also an indication of the VCO phase noise power for frequencies offset within the bandwidth of the feedback system. The VCO has several parameters that can be adjusted to affect its phase noise. A minimization algorithm generates the optimum set of parameters that minimize the control voltage noise power (and thus the VCO phase noise power), and sends them to the oscillator. The phase noise minimization circuit may be used in a variety of applications, particularly in phase-locked loop and frequency-locked loop VCOs.
REFERENCES:
patent: 6064277 (2000-05-01), Gilbert
patent: 6531926 (2003-03-01), Pate et al.
patent: 6680657 (2004-01-01), Wang et al.
patent: 7046098 (2006-05-01), Staszewski
patent: 7254507 (2007-08-01), Dosho et al.
patent: 7391271 (2008-06-01), Cranford, Jr. et al.
patent: 2006/0097796 (2006-05-01), Gomez
patent: 2008/0284530 (2008-11-01), Pellerano et al.
Hegazi, et al., “A Filtering Technique to Lower LC Oscillator Phase Noise”, IEEE Journal Of Solid-State Circuits, vol. 36, Issue No. 12, Dec. 2001, pp. 1921-1930.
Hegazi, et al., “A 17 mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS”, Symnposium on VLSI Circuits Digest of Technical Papers, Jun. 13-15, 2002 ,pp. 234-237.
Hajimiri, et al., “A General Theory of Phase Noise in Electrical Oscillators”, IEEE Journal Of Solid-State Circuits, vol. 33, Issue No. 2, Feb. 1998, pp. 179-194.
Maxim, A. “A multi-Rate 9.953-12.5 GHz 0.2 um SiGe BiCMOS LC Oscillator Using a Resistor-Tuned Varactor and a Supply Pushing Cancellation Circuit”, IEEE Journal of Solid-State Circuits, vol. 41, Issue 4, Apr. 2006, pp. 918-934.
Hajimiri, et al., “Jitter and Phase Noise in Ring Oscillators”, IEEE Journal Of Solid-State Circuits, vol. 34, Issue No. 6, Jun. 1999, pp. 790-804.
Non-Final Office Action Received for U.S. Appl. No. 11/747,927 mailed on Oct. 29, 2008, 15 pages.
Final Office Action Received for U.S. Appl. No. 11/747,927 mailed on Apr. 17, 2009, 12 pages.
Palaskas Yorgos
Pellerano Stefano
Ravi Ashoke
Carrie A. Boone, P.C.
Intel Corporation
Johnson Ryan
Pascal Robert
LandOfFree
Phase noise minimized phase/frequency-locked... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase noise minimized phase/frequency-locked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase noise minimized phase/frequency-locked... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2677160