Phase matched clock divider

Details Phase matched clock divider Phase matched clock divider

2006-05-16

2006-05-16

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S117000, C377S047000, C377S048000

Reexamination Certificate

active

07046052

ABSTRACT:
A phase matched clock divider includes a first feed-through flip-flop that receives a first input clock signal, and in response, provides a first output clock signal having the same frequency. The first feed-through flip-flop is enabled and disabled in response to a first reset signal. A plurality of series-connected flip-flops each receives the first input clock signal, and in response, provides a divided output clock signal. Each of the series-connected flip-flops is enabled and disabled in response to a second reset signal. The first and second release signals asynchronously disable the associated flip-flops in response to a third reset signal. The first release signal synchronously enables the first feed-through flip-flop in response to the third reset signal and a release clock signal. The second release signal enables the series-connected flip-flops in response to the third reset signal and a release control signal.

REFERENCES:
patent: 5068628 (1991-11-01), Ghoshal
patent: 5465076 (1995-11-01), Yamauchi et al.
patent: 5489864 (1996-02-01), Ashuri
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5789953 (1998-08-01), Au et al.
patent: 5796673 (1998-08-01), Foss et al.
patent: 5963074 (1999-10-01), Arkin
patent: 6043717 (2000-03-01), Kurd
patent: 6104223 (2000-08-01), Chapman et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6151356 (2000-11-01), Spagnoletti et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6194930 (2001-02-01), Matsuzaki et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6292040 (2001-09-01), Iwamoto et al.
patent: 6400180 (2002-06-01), Wittig et al.
patent: 6400735 (2002-06-01), Percey
patent: 6473476 (2002-10-01), Banks
patent: 6501309 (2002-12-01), Tomita
patent: 6580776 (2003-06-01), Chang et al.
patent: 6617893 (2003-09-01), Born et al.
patent: 0655840 (1994-11-01), None
patent: 0704975 (1996-04-01), None
patent: 5-191233 (1993-07-01), None
patent: WO97/40576 (1997-10-01), None
patent: WO99/14759 (1999-03-01), None
patent: WO 99/67882 (1999-12-01), None
U.S. Appl. No. 10,618,404, filed Jul. 11, 2003, Young.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002; pp. 180-201, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002;; pp. 49-58, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 10/792,055, filed Mar. 2, 2004, Lu.
U.S. Appl. No. 09/684,529, filed Oct. 6, 2000, Logue et al.
U.S. Appl. No. 09/684,540, filed Oct. 6, 2000, Young et al.
U.S. Appl. No. 10/837,324, filed Apr. 30, 2004, Pang et al.
U.S. Appl. No. 10/837,186, filed Apr. 30, 2004, Morrison et al.
U.S. Appl. No. 10/837,059, filed Apr. 30, 2004, Logue et al.
U.S. Appl. 10/683,944, filed Oct. 1, 2003, Young.
Microelectronics Group, Lucent Technologies, Inc., Preliminary Data Sheet, May 1998, ORCA OR3Cxx (5 V), and OR3Txxx (3,3 V) Series Field-Programmable Gate Arrays, pp. 3, 69-80, available from Microelectronics Group, Lucent Technologies, Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103.
“Actel ES Family Digital Phase Lock Loop Usage”, by Joel Landry, Sep. 17, 1996, pp. 1-5, available from Actel Corp., 955 East Arques Avenue, Sunnyvale, California 94086.

Affiliated with

Also associated with

Rating

Phase matched clock divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase matched clock divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase matched clock divider will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3559910