Phase-locked loop with reduced frequency modulation

Details Phase-locked loop with reduced frequency modulation Phase-locked loop with reduced frequency modulation

1982-02-18

1984-08-14

Grimm, Siegfried H.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

331 8, 331 14, 331 17, 331 25, H03L 718

Patent

active

044659822

ABSTRACT:
A phase-locked loop provides an output frequency, locked to a multiple N of a reference frequency, responsive to a frequency-control voltage supplied to the output-frequency-generating voltage-controlled oscillator from the output of a differential amplifier. The differential amplifier inputs are provided with voltages sampled from the output of a pair of integrators respectively enabled for integration during complementary, and substantially identical, portions of the phase detector output waveform. Output-frequency-control voltage ripple is substantially reduced, with concomitant reduction of frequency modulation of the output freqeuncy, over the reference frequency period.

REFERENCES:
patent: 4118674 (1978-10-01), Ball
patent: 4339731 (1982-07-01), Adams
patent: 4387348 (1983-06-01), Fritze

Affiliated with

Also associated with

Rating

Phase-locked loop with reduced frequency modulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-locked loop with reduced frequency modulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop with reduced frequency modulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-116235