Phase locked loop with adaptive phase error compensation

Details Phase locked loop with adaptive phase error compensation Phase locked loop with adaptive phase error compensation

2006-12-07

2009-08-25

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

07579886

ABSTRACT:
An adaptive phase-locked loop (PLL) circuit produces an output signal having a frequency in reference to the frequency of a reference signal. The PLL circuit includes an oscillator configured to generate the output signal according to a frequency control signal, and a processing circuit configured to generate a feedback signal deriving from the output signal. An adjustable shift circuit is provided to time-shift the feedback signal. The PLL further includes a phase comparison circuit configured to generate a phase error signal indicating a phase error between the time-shifted feedback signal and the reference signal, and a control circuit configured to generate the frequency control signal based on the phase error signal. The adjustable shift circuit adjusts a time-shift amount to time-shift the feedback signal according to the phase error signal.

REFERENCES:
patent: 5038120 (1991-08-01), Wheatley et al.
patent: 5334952 (1994-08-01), Maddy et al.
patent: 6603360 (2003-08-01), Kim et al.
patent: 6661294 (2003-12-01), Terashima et al.
patent: 7091760 (2006-08-01), Chang et al.
patent: 7098754 (2006-08-01), Humphreys et al.
patent: 7339861 (2008-03-01), Minamino et al.
patent: 2003/0062957 (2003-04-01), Terashima et al.
patent: 2004/0207475 (2004-10-01), Minamino et al.
patent: 06-276089 (1994-09-01), None
Brennan, Paul V., “Phase-Locked Loops/Principles and Practice”, Chapter 8 - ‘Digital Loop Techniques and Design Methods’; McGraw-Hill, 1996, pp. 119-127.
Best, Roland E., “Phase-Locked Loops/Design, Simulation, and Applications”, Chapter 3 - ‘The Classical Digital PLL (DPLL)’; McGraw-Hill, 1997, pp. 139-140 and 145-147.
Barrett, Curtis (Editor), Texas Instruments Technical Brief SWRA029 “Fractional/Integer-N PLL Basics”, Wireless Communication Business Unit; Aug. 1999, pp. 1-55.

Affiliated with

Also associated with

Rating

Phase locked loop with adaptive phase error compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop with adaptive phase error compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop with adaptive phase error compensation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4101672