Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-09-11
2007-09-11
Pascal, Robert (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S03600C, C331S1170FE, C331S167000, C331S17700V
Reexamination Certificate
active
11113856
ABSTRACT:
Improved voltage controlled oscillator circuits and phase-locked loop circuits are disclosed. For example, a voltage controlled oscillator circuit comprises a first linear amplifier, the first linear amplifier generating a coarse-tuning voltage from an input voltage, a second linear amplifier, the second linear amplifier generating a fine-tuning voltage from the input voltage, and a voltage controlled oscillator comprising a coarse-tuning input coupled to the first linear amplifier, a fine-tuning input coupled to the second linear amplifier, and a clock signal output, wherein a frequency of a signal on the clock signal output is changeable as a function of the input voltage. Such a voltage controlled oscillator circuit may be employed in a phase-locked loop circuit.
REFERENCES:
patent: 5486796 (1996-01-01), Ishikawa et al.
patent: 6529072 (2003-03-01), Takada
patent: 6882237 (2005-04-01), Singh et al.
patent: 6933789 (2005-08-01), Molnar et al.
patent: 6946924 (2005-09-01), Chominski
patent: 7049852 (2006-05-01), Melanson
T.-H. Lin et al., “A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,” IEEE Journal of Solid-State Circuits, vol. 36, No. 3, pp. 424-431, Mar. 2001.
W. Wilson et al., “A CMOS Self-Calibrating Frequency Synthesizer,” IEEE Journal of Solid-State Circuits, vol. 35, No. 10, pp. 1437-1444, Oct. 2000.
H. Noguchi et al., “A 9.9G-10.8Gb/s Rate-Adaptive Clock and Data Recovery with No External Reference Clock for WDM Optical Fiber Transmission,” ISSCC, Session 15, Gigabit Communications, 15.3, 10 pages, Feb. 2002.
Y. Moon et al., “A Quad 0.6-3.2Gb/s/Channel Interference-Free CMOS Transceiver Backplane Serial Link,” IEEE Journal of Solid-State Circuits, vol. 39, No. 5, pp. 795-803, May 2004.
J. Kim et al., “A 44GHz Differentially Tuned VCO with 4GHz Tuning Range in 0.12um SOI CMOS,” ISSCC, Session 22, PLL, DLL, and VCOs, 22.4, pp. 416-417, and 608, Feb. 2005.
Ainspan Herschel A.
Friedman Daniel
Rhee Woogeun
Dougherty Anne V.
Gannon Levi
Ryan & Mason & Lewis, LLP
LandOfFree
Phase-locked loop using continuously auto-tuned... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-locked loop using continuously auto-tuned..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop using continuously auto-tuned... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733079