Phase locked loop timing recovery circuit

Details Phase locked loop timing recovery circuit Phase locked loop timing recovery circuit

1981-02-02

1983-02-08

Bookbinder, Marc E.

Pulse or digital communications

Spread spectrum

Direct sequence

307262, 307269, 328 63, 331 1A, H04L 708

Patent

active

043732046

ABSTRACT:
The phase of timing signals is compared with the phase of incoming digital signals to produce phase error signals and repeated phase corrections of the timing signals are made in accordance with the phase error signals. The phase corrections are initially delayed until phase error signals exceeding a predetermined magnitude persist for a predetermined interval of time. The corrections are removed without delay when the phase error signals are discontinued.

REFERENCES:
patent: 3141930 (1964-07-01), Krauss
patent: 3404230 (1968-10-01), Hailey et al.
patent: 3488440 (1970-01-01), Logan et al.
patent: 3646269 (1972-02-01), Fudemoto et al.
patent: 4216544 (1980-08-01), Boleda et al.

Affiliated with

Also associated with

Rating

Phase locked loop timing recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop timing recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop timing recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-51750