Phase locked loop synchronization system for use in data communi

Details Phase locked loop synchronization system for use in data communi Phase locked loop synchronization system for use in data communi

1991-09-03

1994-06-07

Chin, Stephen

Pulse or digital communications

Spread spectrum

Direct sequence

375120, 331 2, H03D 324

Patent

active

053196805

ABSTRACT:
A clock generator uses coarse and fine phase locking to lock an internal clock signal to an intermittently received data signal. The clock generator uses separate coarse and fine phase locked loops (PLL's). The respective voltage controlled oscillators (VCO's) of the PLL's are made from matched components and the coarse control signal is applied to both VCO's. The fine PLL locks the output signal provided by the second PLL in phase to the received data signal. The oscillatory signal provided by the second PLL is the output clock signal of the system. The fine phase control signal is combined with the coarse frequency control signal to generate the control signal for the second VCO. The fine phase control signal is generated by comparing transitions in a non-return to zero (NRZ) encoded data signal to corresponding transitions in the output clock signal. Phase correction errors made due to missing transitions in the encoded data signal are compensated by one type of phase detector which retains the previous levels of the received data signals. Another type of phase detector gates the clock signal into the loop filter only when it is coincident with detected transitions in the received data signal.

REFERENCES:
patent: 4282493 (1981-08-01), Moreau
patent: 4291332 (1981-09-01), Kato et al.
patent: 4388597 (1983-06-01), Bickley et al.
patent: 4451930 (1984-05-01), Chapman et al.
patent: 4519086 (1985-05-01), Hull et al.
patent: 4569017 (1986-02-01), Renner et al.
patent: 4584643 (1986-04-01), Halpern et al.
patent: 4590602 (1986-05-01), Wolaver
patent: 4633298 (1986-12-01), Steckler et al.
patent: 4787097 (1988-11-01), Rizzo
patent: 4943788 (1990-07-01), Laws et al.
GigaBit Logic, "Phase/Frequency Comparator 1 GHz Input Frequency" 16G044 Mar. 1987.
Western Digital Imaging "Video Graphics Array Clock" WD90C60 Dec. 8, 1989.
Integrated Circuit Systems, Inc., "Video Dot Clock Generator" ICS1495.
Avasem Corp. "Dual, Video Frequency Generator", AV9114.

Affiliated with

Also associated with

Rating

Phase locked loop synchronization system for use in data communi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop synchronization system for use in data communi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop synchronization system for use in data communi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-799608