Phase locked loop fractional pulse swallowing frequency synthesi

Details Phase locked loop fractional pulse swallowing frequency synthesi Phase locked loop fractional pulse swallowing frequency synthesi

1996-11-01

1999-03-30

Grimm, Siegfried H.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural oscillators controlled

331 14, 331 25, 331 34, 331 45, 331 57, H03L 7099

Patent

active

058894365

ABSTRACT:
A phase-locked loop (PLL) frequency synthesizer is described which incorporates a fractional pulse swallowing circuit. The fractional pulse swallowing circuit does not add or delete pulses but extends or shortens pulses by a fractional amount. This avoids large phase errors generated by a phase detector in the PLL. In the preferred embodiment, the PLL uses a voltage controlled oscillator (VCO) formed of a ring oscillator. The outputs of the stages of the ring oscillator are applied to input terminals of a multiplexer. The multiplexer is controlled at certain times to output a different tapped signal from the ring oscillator to effectively adjust the phase of the signal output from the multiplexer. By so controlling the multiplexer, fractional pulses are subtracted or added at intervals to either increase or decrease the average frequency of the signal output from the multiplexer. The output of the VCO is fed back to the input of a phase detector along with a reference frequency. Alternatively, the output of the pulse swallower, and not the VCO, provides the feedback signal for the phase detector.

REFERENCES:
patent: Re34831 (1995-01-01), Lund
patent: 3928813 (1975-12-01), Kingsford-Smith
patent: 3959737 (1976-05-01), Tanis
patent: 4179670 (1979-12-01), Kingsbury
patent: 4303893 (1981-12-01), Goldberg
patent: 4409564 (1983-10-01), Lo
patent: 4458329 (1984-07-01), Remy
patent: 4468632 (1984-08-01), Crowley
patent: 4492936 (1985-01-01), Albarello et al.
patent: 4573176 (1986-02-01), Yeager
patent: 4584695 (1986-04-01), Wong et al.
patent: 4586005 (1986-04-01), Crawford
patent: 4686488 (1987-08-01), Attenborough
patent: 4800342 (1989-01-01), Jackson
patent: 4815018 (1989-03-01), Reinhardt et al.
patent: 4816774 (1989-03-01), Martin
patent: 4918405 (1990-04-01), Herleikson
patent: 5018169 (1991-05-01), Wong et al.
patent: 5038117 (1991-08-01), Miller
patent: 5038120 (1991-08-01), Wheatley et al.
patent: 5055800 (1991-10-01), Black et al.
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5068628 (1991-11-01), Ghoshal
patent: 5079521 (1992-01-01), Gaskell et al.
patent: 5124670 (1992-06-01), Lawton
patent: 5166642 (1992-11-01), Hietala
patent: 5202642 (1993-04-01), Dixon
patent: 5224132 (1993-06-01), Goldberg
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5267189 (1993-11-01), Wilke
patent: 5305362 (1994-04-01), Miller
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5389898 (1995-02-01), Taketoshi et al.
patent: 5394116 (1995-02-01), Kasturia
patent: 5424687 (1995-06-01), Fukuda
patent: 5448191 (1995-09-01), Meyer
patent: 5629651 (1997-05-01), Mizuno
Bartruni et al., "Mixed Digital/Analog Signal Processing for a Single-Chip 2B1Q U-Interface Transceiver," IEEE Journal of Solid-State Circuits, 25:6-1414-1425 (Dec., 1990).

Affiliated with

Also associated with

Rating

Phase locked loop fractional pulse swallowing frequency synthesi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop fractional pulse swallowing frequency synthesi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop fractional pulse swallowing frequency synthesi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1218080