Phase locked loop for providing continuous clock phase correctio

Details Phase locked loop for providing continuous clock phase correctio Phase locked loop for providing continuous clock phase correctio

1976-04-23

1978-12-12

Murray, Richard

Telegraphy

Systems

Line-clearing and circuit maintenance

358 83, 358141, H04L 700

Patent

active

041297482

ABSTRACT:
A phase locked loop apparatus for providing a continuous output digital clock signal having first and second states which is continuously phase locked to a reference digital data signal, which digital data signal comprises at least one data transition, utilizes every data transition to continuously correct the clock phase. For pseudo video scan lines, such as utilized for row grabbing, when such scan lines contain a start bit, the phase locked loop makes a single correction each empty or non-data line utilizing the start bit to insure that phase lock exists at the beginning of the first non-empty or digital data containing scan line. The phase locked loop contains a voltage controlled oscillator operating in conjunction with a flip-flop functioning as a phase detector, with the state of the flip-flop being dependent on the phase condition between the digital data signal and the digital clock signal.

REFERENCES:
patent: 3033928 (1962-05-01), Biggam et al.
patent: 3141930 (1964-07-01), Krauss
patent: 3550132 (1970-12-01), Kurth et al.

Affiliated with

Also associated with

Rating

Phase locked loop for providing continuous clock phase correctio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop for providing continuous clock phase correctio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop for providing continuous clock phase correctio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-832606