Phase locked loop for high speed data

Details Phase locked loop for high speed data Phase locked loop for high speed data

1983-03-11

1985-10-15

LaRoche, Eugene R.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular error voltage control

331 25, H03L 700

Patent

active

045477477

ABSTRACT:
A phase locked loop circuitry for high frequency digital electronic signals is provided which includes a loop filter having a substantially infinite bandwidth and wherein the sum of the frquency comparator and phase comparator output signals is actively integrated by an operational amplifier and summed with a flat, passively attenuated signal from the phase comparator. The PLL circuit includes a phase comparator having a full adder employing current mode logic so as to reduce parasitic capacitances and stray voltages, a frequency comparator having an additional, final flip-flop means out of the final combinatorial logic so as to retain the polarity of the final waveform transition, and an inhibiting circuit to disable the output of the final flip-flop of the frequency comparator when phase lock is attained by adding a complementary signal thereto.

REFERENCES:
patent: 3944940 (1976-03-01), Desai
patent: 4015083 (1977-03-01), Bellisio
patent: 4030045 (1977-06-01), Clark
patent: 4222013 (1980-09-01), Bowers et al.
patent: 4264866 (1981-04-01), Benes
patent: 4308505 (1981-12-01), Messerschmitt
"Phase lock Techniques"; Floyd M. Garner; pp. 1-16, 40-55, 58-67, Chapters 1, 2, 4 and 5.
"Generalized Phase Comparators for Improved Phase-Locked Loop Acquisition"; James F. Oberst; IEEE Transactions on Communication Technology; vol. COM-19; No. 6, Dec., 1971, pp. 1142-1148.
"Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery"; David G. Messerschmitt; IEEE Transactions on Communications, vol. COM-27, No. 9, Sep. 1979; pp. 1288-1295.
"A Phase Locked-Loop with Digital Frequency Comparator for Timing Signal Recovery"; J. A. Afonso et al.; National Telecommunications Conference; Nov. 27, 29, 1979; pp. 14.4.1-14.4.5.
"The ECL Handbook"; Fairchild Semiconductor; Jul. 1974, p. 2.5.

Affiliated with

Also associated with

Rating

Phase locked loop for high speed data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop for high speed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop for high speed data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2431972