Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2008-05-06
2008-05-06
Mis, David (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S025000, C331SDIG002
Reexamination Certificate
active
11460393
ABSTRACT:
The present invention is a method to rapidly lock a type II phase locked loop (PLL) after a frequency jump without degrading the output signal much. The method to decrease the settling time and improve the quality of the output clock during the settling disclosed herein comprises of the following broad steps: Estimate new frequency offset with a separate circuit outside the PLL loop to measure the frequency of the input signal accurately. Ramp integrator to the new frequency offset. Do phase build out or phase pull-in. The remaining phase offset is build out when no edge to edge alignment is required. Otherwise, the remaining phase offset is pulled in while the integrator in the PLL's loop filter is disabled. Reduce the PLL bandwidth and/or lower damping to let the PLL settle. Switch the PLL to final bandwidth and damping required by the application.
REFERENCES:
patent: 4574243 (1986-03-01), Levine
patent: 4574254 (1986-03-01), Glance
patent: 4866404 (1989-09-01), Vandegraaf
patent: 5334952 (1994-08-01), Maddy et al.
patent: 5400034 (1995-03-01), Smith
patent: 5498998 (1996-03-01), Gehrke et al.
patent: 5534823 (1996-07-01), Kondou
patent: 5610558 (1997-03-01), Mittel et al.
patent: 5656975 (1997-08-01), Imura
patent: 5686866 (1997-11-01), Badger
patent: 5764300 (1998-06-01), Badger
patent: 6144708 (2000-11-01), Maruyama
patent: 6424230 (2002-07-01), Kocaman et al.
patent: 6597754 (2003-07-01), Janesch et al.
patent: 6643346 (2003-11-01), Pedrotti et al.
patent: 6693494 (2004-02-01), Fan
patent: 6765445 (2004-07-01), Perrott et al.
patent: 6784706 (2004-08-01), Van Der Valk et al.
patent: 6828864 (2004-12-01), Maxim et al.
patent: 6864753 (2005-03-01), Lee et al.
patent: 6998923 (2006-02-01), Melanson
patent: 2004/0032842 (2004-02-01), Mesecher et al.
patent: 2004/0066845 (2004-04-01), Leith et al.
patent: 2005/0111605 (2005-05-01), Loke et al.
Rosinski, Jr. Jason Robert
Spijker Menno Tjeerd
Van Der Valk Robertus Laurentius
Laubscher, Jr. Lawrence E.
Mis David
Zarlink Semiconductor Inc.
LandOfFree
Phase locked loop fast lock method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase locked loop fast lock method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop fast lock method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3928284