Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2011-01-11
2011-01-11
Donovan, Lincoln (Department: 2816)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S153000, C327S156000, C327S147000
Reexamination Certificate
active
07868808
ABSTRACT:
A system and method for performing phase-locked loop is disclosed. The system includes phase frequency detector circuitry, charge pump circuitry having first current mirror circuitry and second current mirror circuitry, loop filter circuitry, and voltage controlled oscillator circuitry. The phase frequency detector circuitry generates an up signal and a down signal based on the phase difference of an input signal and a feedback signal. The charge pump circuitry includes the first current mirror circuitry and the second mirror circuitry and generates a charge pump output signal based on the up and down signals. The loop filter circuitry generates a filtered control signal based on the charge pump output signal. The voltage controlled oscillator circuitry generates the feedback signal with a repeating waveform based on the filtered control signal.
REFERENCES:
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5362990 (1994-11-01), Alvarez et al.
patent: 5404250 (1995-04-01), Hase et al.
patent: 5473283 (1995-12-01), Luich
patent: 5508660 (1996-04-01), Gersbach et al.
patent: 5561400 (1996-10-01), Iguchi et al.
patent: 5783972 (1998-07-01), Nishikawa
patent: 5933037 (1999-08-01), Momtaz
patent: 5945855 (1999-08-01), Momtaz
patent: 6124755 (2000-09-01), Parker et al.
patent: 6160432 (2000-12-01), Rhee et al.
patent: 6163184 (2000-12-01), Larsson
patent: 6181194 (2001-01-01), Tiilikainen
patent: 6198266 (2001-03-01), Mercer et al.
patent: 6229362 (2001-05-01), Choi
patent: 6278332 (2001-08-01), Nelson et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6336354 (2002-01-01), Suzuki et al.
patent: 6512404 (2003-01-01), Ruegg et al.
patent: 6535051 (2003-03-01), Kim
patent: 6603340 (2003-08-01), Tachimori
patent: 6617936 (2003-09-01), Dally et al.
patent: 6636098 (2003-10-01), Kizer
patent: 6664829 (2003-12-01), Hughes
patent: 6667641 (2003-12-01), Wang et al.
patent: 6710665 (2004-03-01), Maneatis
patent: 6741110 (2004-05-01), Roisen
patent: 6744277 (2004-06-01), Chang et al.
patent: 6744292 (2004-06-01), Chen et al.
patent: 6771114 (2004-08-01), Watarai
patent: 6829318 (2004-12-01), Kawahara
patent: 6853253 (2005-02-01), Desortiaux
patent: 6861916 (2005-03-01), Dally et al.
patent: 6924992 (2005-08-01), Gaudin et al.
patent: 6954511 (2005-10-01), Tachimori
patent: 7092689 (2006-08-01), Boecker et al.
patent: 7167037 (2007-01-01), Rodgers et al.
patent: 7176733 (2007-02-01), Meade
patent: 7382849 (2008-06-01), Groe et al.
patent: 2002/0041196 (2002-04-01), Demone et al.
patent: 2004/0057546 (2004-03-01), Badets et al.
patent: 2004/0066220 (2004-04-01), Chen
patent: 2004/0085106 (2004-05-01), Jeong
patent: 2005/0052298 (2005-03-01), Moon
patent: 2005/0068076 (2005-03-01), Iroaga
patent: 2005/0083090 (2005-04-01), Moraveji
patent: 2005/0195003 (2005-09-01), Soe
patent: 2006/0022727 (2006-02-01), Kim
patent: 2007/0018701 (2007-01-01), Abbasi et al.
patent: 2008/0191791 (2008-08-01), Nomura et al.
patent: 2009/0121760 (2009-05-01), Haerle
patent: 2009/0153380 (2009-06-01), Soude et al.
patent: 2009/0167579 (2009-07-01), Kawano
patent: 2010/0141491 (2010-06-01), Caplan et al.
patent: 0 405 523 (1991-01-01), None
patent: 0 484 059 (1992-05-01), None
patent: 0 755 120 (1997-01-01), None
patent: 1 292 032 (2003-03-01), None
patent: 1 292 033 (2003-03-01), None
patent: 10-322213 (1998-04-01), None
patent: 10-190455 (1998-07-01), None
patent: 2001-53604 (2001-02-01), None
patent: 2001-068650 (2001-03-01), None
patent: 1019990080026 (1999-11-01), None
patent: 1020010110928 (2001-12-01), None
patent: 20030051976 (2003-06-01), None
patent: 20010057036 (2004-07-01), None
US 6,642,753, 11/2003, Choi (withdrawn)
Samavati, et al., A Fully-Integrated 5 GHz CMOS Wireless-LAN Receiver, IEEE International Solid-State Circuits Conference, 2001.
Duque-Carrillo, J.F., et al., “1-V Rail-to-Rail Operational Amplifiers in Standard CMOS Technology,” Jan. 2000,IEEE Journal of Solid-State Circuits, vol. 35(1).
Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” Nov. 1996, IEEE Journal of Solid-State Circuits, vol. 31(11).
Kim, C.H., et al., “A 64-Mbit, 640-Mbyte/s Bidirectional Data Strobed, Double-Data-Rate SDRAM with a 40-mW DLL for a 256-Mbyte Memory System,” Nov. 1998,IEEE Journal of Solid-State Circuits, vol. 33(11).
Moon, Y., et al., An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance, Mar. 2000, IEEE Journal of Solid-State Circuits, vol. 35(3).
Larsson, P., “A 2-1600MHz 1.2-2.5V CMOS Clock-Recovery PLL with Feedback Phase-Selection and Averaging Phase-Intepolation for Jitter Reduction,” 1999, IEEE Journal of solid-State Circuits Conference.
Sedra, et al., “Microelectronic Circuits,” p. 404, Oxford University Press, Inc., New York.
Lee, J.-S., et al. “Charge Pump with Perfect Current Matching Characteristics in Phase-Locked Loops,”Electronics Letters, IEEStevenage, GB, 36(23):1907-1908 (Nov. 2000).
Supplemental European Search Report issued in European Patent Application No. EP 04802287 and dated Apr. 26, 2007 (2 pages).
International Search Report and Written Opinion for PCT/US2005/045427, mailed Apr. 12, 2006.
International Preliminary Report on Patentability for PCT/US2005/045427, mailed Jun. 21, 2007.
Samavati, H. et al.; “A Fully-Integrated 5 GHz CMOS Wireless-LAN Receiver”, Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International, pp. 208-209,448, Feb. 5, 2001.
Caplan Randy J.
Cole Andrew
Hardy Steven P.
Donovan Lincoln
Hamilton Brook Smith & Reynolds P.C.
Jager Ryan C
Mosaid Technologies Incorporated
LandOfFree
Phase-locked loop circuitry using charge pumps with current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-locked loop circuitry using charge pumps with current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuitry using charge pumps with current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2635526