Phase-locked loop circuitry for programmable logic devices

Details Phase-locked loop circuitry for programmable logic devices Phase-locked loop circuitry for programmable logic devices

2001-03-19

2002-10-22

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

06469553

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to programmable logic lo integrated circuit devices, and more particularly to phase-locked loop (“PLL”) circuitry for programmable logic devices.
It is well known to provide PLL circuitry on programmable logic devices for such purposes as counteracting clock signal propagation delay on the device, for enabling the device to convert from one clock signal frequency (e.g., an input clock signal frequency) to another different clock signal frequency (e.g., to be output by the device), etc. Some applications of programmable logic devices may require a PLL circuit to operate with frequencies outside a range that would be expected in most cases and for which a PLL circuit is readily designed. It would therefore be desirable to have PLL circuitry for programmable logic devices that can perform tasks conventionally requiring a PLL circuit to operate with very high and/or very low frequencies without the PLL circuitry that is provided having to support such a wide range of frequencies.
In view of the foregoing, it is an object of this invention to provide improved PLL circuitry for programmable logic devices.
It is a more particular object of this invention to provide PLL circuitry for programmable logic devices that extends the PLL capabilities of the devices without the necessity for extending the operating frequency range of any part of the PLL circuitry.
SUMMARY OF THE INVENTION
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing a programmable logic device with two PLL circuits that are connectable in series. Part of the signal processing required to produce a desired frequency shift can be performed by the first of the two PLL circuits, and the remainder of the required signal processing can be produced by the second PLL circuit acting on the output of the first PLL circuit. Because each PLL circuit is only required to perform part of the required signal processing, neither PLL circuit has to operate with such extreme frequencies as would be required to produce some frequency shifts if all of the frequency shift had to be produced by a single PLL stage. Connecting two PLL circuits in series on the programmable logic device makes it easier to produce more different amounts of frequency shift without needing to use extreme frequencies in any part of the PLL circuitry. The series connection between the two PLL circuits can be programmable so that either or both of those circuits can be used separately if desired. If the two PLL circuits are not used in series, the programmable connection can make the input clock signal of the first PLL circuit the input clock signal of the second PLL circuit, rather than using the output signal of the first PLL circuit as the input signal of the second PLL circuit, as is done when the first and second circuits are operated in series.
Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.


REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4494021 (1985-01-01), Bell et al.
patent: 4633488 (1986-12-01), Shaw
patent: 4719593 (1988-01-01), Threewitt et al.
patent: 4868522 (1989-09-01), Popat et al.
patent: 4959646 (1990-09-01), Podkowa et al.
patent: 5072195 (1991-12-01), Graham et al.
patent: 5075575 (1991-12-01), Shizukuishi et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5204555 (1993-04-01), Graham et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5349544 (1994-09-01), Wright et al.
patent: 5397943 (1995-03-01), West et al.
patent: 5418499 (1995-05-01), Nakao
patent: 5420544 (1995-05-01), Ishibashi
patent: 5506878 (1996-04-01), Chiang
patent: 5530389 (1996-06-01), Rieder
patent: 5642082 (1997-06-01), Jefferson
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5663668 (1997-09-01), Hayashi et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5699020 (1997-12-01), Jefferson
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5744991 (1998-04-01), Jefferson et al.
patent: RE35797 (1998-05-01), Graham et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5789952 (1998-08-01), Yap et al.
patent: 5815016 (1998-09-01), Erickson
patent: 5847617 (1998-12-01), Reddy et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5963049 (1999-10-01), Cliff et al.
patent: 5994933 (1999-11-01), Yamanaka et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6271697 (2001-08-01), Hayashi et al.
patent: 6346830 (2002-02-01), Ishikawa
patent: 266065 (1988-04-01), None
patent: 1-137646 (1989-05-01), None
“Am2971 Programmable Event Generator (PEG)”, Advanced Micro Devices, Publication No. 05280, Rev. C, Amendment/0, Jul. 1986, pp. 4-286 through 4-303.
“AmPAL *23S8, 20-Pin IMOX PAL-Based Sequencer”, Advanced Micro Devices Publication No. 06207, Rev. B, Amendment/0, Oct. 1986, pp. 4-102 through 4-121.
Rodnay Zaks and Alexander Wolfe,From Chips to Systems: An Introduction to Microcomputers,Prentice-Hall, Inc., Englewood Cliffs, N.J., 1987, pp. 54-61.
“Programmable Array Logic PAL20RA10-20, Advance Information”, Monolithic Memories, Jan. 1988, pp. 5-95 through 5-102.
Uming Ko et al., “A 30-ps Jitter, 3.6-&mgr;s Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 9-12, 1993, Publication No. 0-7803-0826-3/93, pp. 23.3.1 through 23.3.4.
“Optimized Reconfigurable Cell Array (ORCA), OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays, Preliminary Product Brief”, Lucent Technologies Inc. Microelectronics Group, Allentown, PA, Nov. 1997, pp. 1-7 and unnumbered back cover.
“Using Phase Locked Loop (PLLs) in DL6035 Devices, Application Note”, DynaChip Corporation, Sunnyvale, CA, 1998, pp. i and 1-6.
“ORCA Series 3 Field-Programmable Gate Arrays, Preliminary Data Sheet, Rev. 01”, Lucent Technologies Inc., Microelectronics Group, Allentown, PA, Aug. 1998, pp. 1-80.
“Virtex 2.5V Field Programmable Gate Arrays, Advance Product Specification, Oct. 20, 1998 (Version 1.0)”, Xilinx Corporation, Oct. 20, 1998, pp. 1-24.
“Using the Virtex Delay-Locked Loop, Application Note, XAPP132 Oct. 21, 1998 (Version 1.31)”, Xilinx Corporation, Oct. 21, 1998, pp. 1-14.
“DY6000 Family, FAST Field Programmable Gate Array, DY6000 Family Datasheet”, DynaChip Corporation, Sunnyvale, CA, Dec. 1998, pp. 1-66.
U.S. patent applicaiton Ser. No. 09/366,937, Yeung et al., filed Aug. 4, 1999.
U.S. patent application Ser. No. 09/366,938, Veenstra et al., filed Aug. 4, 1999.

Affiliated with

Also associated with

Rating

Phase-locked loop circuitry for programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-locked loop circuitry for programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuitry for programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2999881