Dynamic information storage or retrieval – Control of storage or retrieval operation by a control... – Control of information signal processing channel
Reexamination Certificate
2006-01-31
2006-01-31
Patel, Gautam R. (Department: 2655)
Dynamic information storage or retrieval
Control of storage or retrieval operation by a control...
Control of information signal processing channel
C369S053200
Reexamination Certificate
active
06992958
ABSTRACT:
In PLL circuits for reproducing a channel clock in synchronism with data read from a disk-shaped recording medium driven for rotation, the frequency dividing ratio of frequency dividers provided in desired signal paths is made changeable according to the reproduced signal format of a CD reproduced signal or a DVD reproduced signal, for example. Although the frequency of the channel clock in synchronism with the reproduced signal differs in different signal formats, the above configuration makes it possible to reproduce the channel clock properly in accordance with a plurality of signal formats only by the operation of changing the frequency dividing ratio in a PLL circuit.
REFERENCES:
patent: 3895294 (1975-07-01), Vinding
patent: 4550345 (1985-10-01), Terada et al.
patent: 5128809 (1992-07-01), Leis et al.
patent: 5469417 (1995-11-01), Tanoue et al.
patent: 6028828 (2000-02-01), Maeda
patent: 6118742 (2000-09-01), Matsui et al.
patent: RE36933 (2000-10-01), Shimada
patent: 6144627 (2000-11-01), Muto
patent: 6317395 (2001-11-01), Yamamoto et al.
patent: 6381204 (2002-04-01), Kobayashi et al.
Kudo Mamoru
Nakamura Shinobu
Kananen Ronald P.
Patel Gautam R.
Rader & Fishman & Grauer, PLLC
Sony Corporation
LandOfFree
Phase-locked loop circuit for reproducing a channel clock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-locked loop circuit for reproducing a channel clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuit for reproducing a channel clock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3547478