Phase-locked loop circuit for generating stable clock signal for

Details Phase-locked loop circuit for generating stable clock signal for Phase-locked loop circuit for generating stable clock signal for

1996-08-09

1999-04-20

Faile, Andrew I.

Television

Synchronization

Automatic phase or frequency control

348194, 348505, H04N 506

Patent

active

058961801

ABSTRACT:
A phase-locked loop circuit generates a clock signal synchronized with a color burst signal contained in a composite color picture signal. The phase-locked loop circuit contains a phase synchronization loop having a loop gain, extracts the color burst signal from the composite color picture signal, compares the phases of the generated clock signal and the color burst signal, and controls the phase of the generated clock signal to reduce the difference between the above phases. The phase-locked loop circuit further detects the vertical blanking signal, and reduces the loop gain for the duration of the vertical blanking signal. Alternatively, a horizontal synchronizing signal is used instead of the color burst signal. Another phase-locked loop circuit generates a clock signal synchronized with a reference clock signal based on first frequency information indicating a frequency of the reference clock signal. This phase-locked loop circuit generates the clock signal so that the phase of the generated clock signal is controlled according to an output of an amplifier. Second frequency information indicating the frequency of the generated clock signal is generated, and a difference between the frequencies of the reference clock signal and the generated clock signal is obtained. The amplifier amplifies the difference with a gain which can be controlled externally. When a change in the polarity of the difference, a large amount of the absolute value of the difference, or a loss of the first information, is detected, the gain is reduced or suppressed.

REFERENCES:
patent: 3974520 (1976-08-01), Kuroyanagi
patent: 4561014 (1985-12-01), Duziech et al.
patent: 4736238 (1988-04-01), Moriyama et al.
patent: 4769704 (1988-09-01), Hirai et al.
patent: 4847678 (1989-07-01), McCauley
patent: 4860090 (1989-08-01), Murata et al.

Affiliated with

Also associated with

Rating

Phase-locked loop circuit for generating stable clock signal for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-locked loop circuit for generating stable clock signal for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuit for generating stable clock signal for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2251321