Pulse or digital communications – Testing – Phase error or phase jitter
Reexamination Certificate
2005-02-16
2009-02-24
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Testing
Phase error or phase jitter
C375S376000
Reexamination Certificate
active
07496136
ABSTRACT:
A phase locked loop is disclosed having a phase detector and a controllable oscillator coupled to the detector. A frequency divider is also included in a feedback path of the phase locked loop. The phase locked loop further comprises an evaluation means that facilitates an evaluation of a jitter of the phase locked loop. This allows an on-chip evaluation of the jitter of a phase locked loop to be performed.
REFERENCES:
patent: 5546052 (1996-08-01), Austin et al.
patent: 5563552 (1996-10-01), Gersbach et al.
patent: 5663991 (1997-09-01), Kelkar et al.
patent: 5724007 (1998-03-01), Mar
patent: 5754437 (1998-05-01), Blazo
patent: 5784122 (1998-07-01), Nayebi et al.
patent: 5889435 (1999-03-01), Smith et al.
patent: 6441602 (2002-08-01), Eckhardt et al.
patent: 6661266 (2003-12-01), Variyam et al.
patent: 7082178 (2006-07-01), Meltzer
patent: 2003/0100265 (2003-05-01), Wang et al.
patent: 2003/0112915 (2003-06-01), Meltzer
patent: 2004/0251970 (2004-12-01), Fayneh et al.
patent: 2005/0046486 (2005-03-01), Miki et al.
patent: 1383023 (2004-01-01), None
patent: 1398879 (2004-03-01), None
Ilya I. Novof et al., “Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter”, IEEE journal of Solid-State Circuits, vol. 30, No. 11 on Nov. 1995. pp. 1259-1266.
“On-Chip Jitter Measurement for Phase Locked Loops”, Tian Xia and Jien-Chung Lo, Proceedings of the 17thIEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, (DFT '02), Nov. 2002, 10 pgs.
“Elektronik für Ingenieure”, Hering, Bressler and Gutekunst, Springer, 12 pgs., no date available.
Lindner Manfred
Schwenk Roland
Bocure Tesfaldet
Eschweiler & Associates LLC
Infineon - Technologies AG
LandOfFree
Phase locked loop and method for evaluating a jitter of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase locked loop and method for evaluating a jitter of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop and method for evaluating a jitter of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4059467