Phase locked loop

Details Phase locked loop Phase locked loop

2005-11-08

2005-11-08

Mis, David (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

With reference oscillator or source

C331S158000

Reexamination Certificate

active

06963248

ABSTRACT:
A periodic signal generation circuit includes a differential crystal oscillator suitable for integration on a semiconductor substrate. The oscillator utilizes an external crystal as a resonator. The circuit is designed such that differential sinusoidal signals are present on the resonator leads to provide superior noise rejection of interfering signals. Differential signal transmission is maintained throughout the oscillator to reject noise generated by other circuitry that may be present on the substrate. Noise radiated out from the oscillator through the power supply, substrate, bond wires and pads is reduced due to the generation of differential signals of controlled sinusoidal amplitude and low harmonic content. The oscillator produces low phase noise so that the oscillator may be used in applications, such as TV receivers, that are sensitive to distortion. The circuit is a square wave that has low jitter, thus reducing jitter produced in digital circuits that, would utilize this square wave clock signal.

REFERENCES:
patent: 3824491 (1974-07-01), Treadway
patent: 4141209 (1979-02-01), Barnett et al.
patent: 4190808 (1980-02-01), Fajen
patent: 4211975 (1980-07-01), Kuroda
patent: 4353039 (1982-10-01), Huntley
patent: 4818903 (1989-04-01), Kawano
patent: 4903329 (1990-02-01), Marik et al.
patent: 5006727 (1991-04-01), Rogosch et al.
patent: 5010308 (1991-04-01), Cowley
patent: 5031233 (1991-07-01), Regan
patent: 5077541 (1991-12-01), Gilbert
patent: 5200826 (1993-04-01), Seong
patent: 5251324 (1993-10-01), McMullan, Jr.
patent: 5311318 (1994-05-01), Dobrovolny
patent: 5423076 (1995-06-01), Westergren et al.
patent: 5428829 (1995-06-01), Osburn et al.
patent: 5581213 (1996-12-01), Linder et al.
patent: 5587688 (1996-12-01), Mulbrook
patent: 5630214 (1997-05-01), Yamamoto et al.
patent: 5715012 (1998-02-01), Patel et al.
patent: 5737035 (1998-04-01), Rotzoll
patent: 5757220 (1998-05-01), Murden et al.
patent: 5828589 (1998-10-01), Degenhardt
patent: 4789976 (1998-12-01), Fujishima
patent: 6670914 (2003-12-01), Najarian et al.
patent: 6696898 (2004-02-01), Ward et al.
patent: 195 06 324 (1995-10-01), None
patent: 37 23 778 (1998-01-01), None
patent: 0 133 618 (1985-03-01), None
patent: 0 365 085 (1990-04-01), None
patent: 0 393 717 (1990-10-01), None
patent: 0 431 887 (1991-06-01), None
patent: 0 629 040 (1994-12-01), None
patent: 0 767 532 (1996-10-01), None
patent: 0 803 977 (1997-10-01), None
patent: 0 803 977 (1997-10-01), None
patent: 2 058 505 (1981-04-01), None
patent: WO 97/09786 (1997-03-01), None
patent: WO 97/32393 (1997-09-01), None
patent: WO 98/47237 (1998-10-01), None
Poole et al., “A CMOS Subscriber Line Audio Processing Circuit Including Adaptive Balance,”IEEE International Symposium on Circuits and Systems, Finland, Espoo, vol. 2 of 3, Jun. 7-9, 1988, pp. 1931-1934.
Poole, S., Surace, G., Singh, B., Dyer, N., “A CMOS Subscriber Line Audio Processing Circuit Including Adaptive Balance,”IEEE International Symposium on Circuits and Systems, Finland, Espoo, vol. 2 of 3, Jun. 7-9, 1988, pp. 1931-1934.
Gilbert, B., “A Low-Noise Wideband Variable-Gain Amplifier Using an Interpolated Ladder Attenuator,”1991 IEEE International Solid State Circuits Conference Digest of Technical Papers, pp. 280, 281 and 330 (Feb. 1991).
Leung, L.H.Y. and Buchwald, A., “10-MHz 60-dB Dynamic-Range 6-dB Variable Gain Amplifier,”Proceedings of 1997 IEEE International Symposium on Circuits and Systems, pp. 173-176 (Jun. 9-12, 1997).
International Search Report from PCT Appl. No. PCT/US99/26700, filed Nov. 12, 1999, 14 pages (mailed Jan. 10, 2001).
International Preliminary Examination Report from PCT Appl. No. PCT/US99/26700, filed Nov. 12, 1999, 29 pages (mailed Mar. 8, 2001).
Examination Report from European Appl. No. 99965786.9, filed Nov. 12, 1999, 4 pages (dated Jun. 21, 2002).

Affiliated with

Also associated with

Rating

Phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3516837