Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2000-02-29
2001-08-21
Kinkead, Arnold (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S025000
Reexamination Certificate
active
06278333
ABSTRACT:
FIELD OF THE INVENTION
This invention relates, in general, to phase lock loops, and more particularly, to dual-state phase lock loops and to methods of reducing lock time for phase lock loops.
BACKGROUND OF THE INVENTION
High speed communication devices require phase lock loops (PLLs) with fast lock times. For example, when operating according to a wireless cellular protocol such as iDEN (integrated digitally enhanced network), the PLL lock time should be on the order of two milliseconds (msec). A PLL typically exhibits an inverse relationship to the closed loop bandwidth of the PLL. Accordingly, to achieve a short PLL lock time, the PLL needs to have a wide loop bandwidth. In addition to the fast lock time specification, the high speed communication devices also have demanding sideband noise requirements to reduce adjacent channel interference. For example, sideband noise in the iDEN wireless cellular protocol cannot be more than 117 decibels (dB) at 25 KiloHertz (KHz) offset from the carrier frequency. Undesired noise generated from a phase detector or a charge pump in the PLL increase the sideband noise. To reduce the sideband noise, the PLL loop bandwidth may be reduced. However, reducing the loop bandwidth of a PLL increases the lock time of the PLL. Therefore, using a larger loop bandwidth in a PLL decreases the lock time of the PLL at the expense of increasing the sideband noise of the PLL. Similarly, using a smaller loop bandwidth in a PLL decreases the sideband noise of the PLL at the expense of increasing the lock time of the PLL. Accordingly, a tradeoff exists between the lock time and the phase noise performance of a PLL.
One solution to avoid this tradeoff uses a first PLL with a large bandwidth and a second PLL with a small bandwidth. However, the use of two PLLs is expensive compared to using a single PLL. Another solution uses a single PLL that uses different loop filters at different times to produce different loop bandwidths are different times. However, switching from one loop filter to another causes an undesirable frequency glitch in the PLL output. Yet another solution uses a single PLL that uses a single loop filter, but changes the resistance value of a variable resistor in the loop filter to produce different loop bandwidths. However changing the resistance value of the variable resistor also causes an undesirable frequency glitch in the PLL output.
Accordingly, a need exists for a PLL and method of operation that reduces the lock time of the PLL when switching from one frequency to another. It is also desirable for he PLL and method of operation to minimize the phase noise in the output signal of the PLL and to minimize frequency glitches in the output signal of the PLL.
REFERENCES:
patent: 4816774 (1989-03-01), Martin
patent: 5055800 (1991-10-01), Black et al.
patent: 5055802 (1991-10-01), Hietala et al.
patent: 5070310 (1991-12-01), Hietala et al.
patent: 5093632 (1992-03-01), Hietala et al.
patent: 5111162 (1992-05-01), Hietala et al.
patent: 5592120 (1997-01-01), Palmer et al.
Deck Ronald H.
Le Quang C.
Meador Richard B.
Minasi David H.
Garrett Scott M.
Kinkead Arnold
Motorola Inc.
LandOfFree
Phase lock loop with dual state charge pump and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase lock loop with dual state charge pump and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase lock loop with dual state charge pump and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2470185