Phase lock loop with coarse control loop having frequency...

Details Phase lock loop with coarse control loop having frequency... Phase lock loop with coarse control loop having frequency...

2006-09-05

2006-09-05

Mis, David (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural a.f.s. for a single oscillator

C331SDIG002, C455S260000

Reexamination Certificate

active

07102446

ABSTRACT:
A phase lock loop (PLL) for controlling a sampling clock or other clock, and a data sampling circuit, transceiver, or other device including such a PLL. The PLL includes a multi-range VCO, at least one fine control loop for controlling the VCO, and a coarse control loop for controlling the VCO by changing its frequency-voltage characteristic. The coarse control loop includes a frequency lock detector and voltage range monitoring logic. Typically, the frequency lock detector locks operation of the coarse control loop when the difference between the VCO output clock frequency and a reference frequency decreases to within a predetermined threshold, and the unlocked coarse control loop employs the voltage range monitoring logic to change the VCO frequency-voltage characteristic when the VCO's fine control voltage leaves a predetermined range. Other aspects are a transceiver (including at least two receiver interfaces and a transmitter interface) implementing a clocking scheme employing no more than three PLLs for clock generation, and a transceiver having a multi-layered receiver interface including digital circuitry and a single clock-generating PLL (an analog PLL for generating a multiphase clock to be shared by all layers of the receiver interface). Each receiver interface layer performs blind oversampling on a different received signal using the multiphase clock and the digital circuitry includes multilayered digital phase lock loop circuitry which receives the oversampled data.

REFERENCES:
patent: 5686864 (1997-11-01), Martin et al.
B. J. Lee et al., “A 2.5-10Gb/s CMOS Transceiver with Alternating Edge Sampling Phase Detection for Loop Characteristic Stabilization,”ISSCC Dig. Tech. Papers, pp. 76-77, Feb. 2003.
K. Lee et al., “A CMOS Serial Link for Fully Duplexed Data Communication,”IEEE J. Solid-State Circuits, vol. 30, pp. 353-364, Apr. 1995.
S.J Song et al., “A 4-Gb/s CMOS Clock and Data Recovery Circuit Using ⅛-Rate Clock Technique,”IEEE J. Solid-State Circuits, vol. 38, pp. 1213-1219, Jul. 2003.
J. Cao et al., “OC-192 Transmitter and Receiver in Standard 0.18-μm CMOS,”IEEE . Solid-State Circuits, vol. 37, pp. 1768-1780, Dec. 2002.
Sidiropoulos, et al., “An 800mW 10Gb Ethernet Transceiver in 0.13 μm CMOS,”IEEE ISSCC Dig. Tech. Papers, pp. 168-169, Feb. 2004.
T.H. Lin et al., “A 900MHz 2.5mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,”J. Solid-State Circuits, vol. 36, pp. 424-431, Mar. 2001.
Hyung-Rok Lee, et al., “A Fully Integrated 0.13 μm 10Gb Ethernet Transceiver with XAUI Interface,”IEEE ISSCC, Session 9, Paper 9.3, slides, pp. 128-131 (Feb. 2004).
Hyung-Rok Lee, et al., “A Fully Integrated 0.13 μm 10Gb Ethernet Transceiver with XAUI Interface,”IEEE ISSCC, Session 9, Paper 9.3, ten pages (Feb. 14, 2004).

Affiliated with

Also associated with

Rating

Phase lock loop with coarse control loop having frequency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase lock loop with coarse control loop having frequency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase lock loop with coarse control loop having frequency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3591343