Phase lock loop RF modulator system

Details Phase lock loop RF modulator system Phase lock loop RF modulator system

2006-07-27

2008-09-02

Chang, Joseph (Department: 2817)

Modulators

Frequency modulator

Including stabilization or alternatively distortion, noise...

C331S023000

Reexamination Certificate

active

07420433

ABSTRACT:
A phase lock loop RF modulator system including a phase lock loop circuit having a phase detector circuit responsive to an input reference signal and a feedback signal, an oscillator circuit responsive to the phase detector circuit for providing an output signal, a forward path from the phase detector circuit to the oscillator circuit, and a feedback path from the oscillator circuit to the phase detector circuit. The system also includes a first modulation port coupled to the feedback path, a second modulation port coupled to the forward path, and a gain mismatch detection circuit responsive to modulation data and a phase error between the reference signal and the feedback signal for providing an indicator output signal that represents the gain mismatch between the first modulation port and the second modulation port.

REFERENCES:
patent: 4573026 (1986-02-01), Curtis
patent: 4707670 (1987-11-01), Dakin
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6160861 (2000-12-01), McCollough
patent: 6670861 (2003-12-01), Balboni
patent: 6724265 (2004-04-01), Humphreys
patent: 6806780 (2004-10-01), Fontaine
patent: 2003/0043950 (2003-03-01), Hansen et al.
patent: 2003/0153286 (2003-08-01), Bisanti et al.
patent: 2003/0169827 (2003-09-01), Shi
patent: 2003/0203724 (2003-10-01), Luo et al.
patent: 2004/0066424 (2004-04-01), Staszewski
patent: 2004/0087285 (2004-05-01), Black et al.
patent: 2005/0041755 (2005-02-01), Hammes
patent: 2005/0285688 (2005-12-01), Hirano et al.
Michael H. Perrott et al., “A 27-mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5Mb/s GFSK Modulation”, JSSC, Dec. 1997.
Daniel McMahill et al., “Automatic Calibration of Modulated Frequency Synthesizers”, TransCAS II: Analog and Digital Signal Processing, May 2002.
Daniel McMahill et al., “A 2.5Mb/s GFSK 5.0-Mb/s 4-FSK Automatically Calibrated Sigma Delta Frequency Synthesizer”, JSSC, Jan. 2002.
Robert B. Staszewski et al., “Just-In-Time Gain Estimation of an RF Digitally-Controlled Oscillator for Digital Direct Frequency Modulation”, TransCAS II, Nov. 2003.
See Taur Lee, Paul Fontaine et al., “A Quad-Band GSM-GPRS Transmitter With Digital Auto-Calibration”, JSSC, Dec. 2004.
Analog Devices, Inc., “A Single Chip RF-CMOS Bluetooth Radio Transceiver”, presented at the GTC2002 Conference, held Apr. 10, 2002.
Taur Lee et al.,A Quad-Band GSM-GPRS Transmitter with Digital Auto-Calibration, 39(12) IEEE J. Solid-State Circuits 2200 (Dec. 2004).

Affiliated with

Also associated with

Rating

Phase lock loop RF modulator system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase lock loop RF modulator system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase lock loop RF modulator system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3980880